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Abstract
The idea of software deﬁned radio (SDR) describes a signal processing system for wireless
communications that allows performing major parts of the physical layer processing in
software. SDR systems are more ﬂexible and have lower development costs than tradi-
tional systems based on application-speciﬁc integrated circuits (ASICs). Yet, SDR requires
programmable processor architectures that can meet the throughput and energy eﬃciency
requirements of current third generation (3G) and future fourth generation (4G) wireless
standards for mobile devices.
Single instruction, multiple data (SIMD) processors operate on long data vectors in parallel
data lanes and can achieve a good ratio of computing power to energy consumption. Hence,
SIMD processors could be the basis of future SDR systems. Yet, SIMD processors only
achieve a high eﬃciency if all parallel data lanes can be utilized.
This thesis investigates the scalability of SIMD processing for algorithms required in 4G
wireless systems; i. e. the scaling of performance and energy consumption with increasing
SIMD vector lengths is explored. The basis of the exploration is a scalable SIMD proces-
sor architecture, which also supports long instruction word (LIW) execution and can be
conﬁgured with four diﬀerent permutation networks for vector element permutations.
Radix-2 and mixed-radix fast Fourier transform (FFT) algorithms, sphere decoding for
multiple input, multiple output (MIMO) systems, and the decoding of quasi-cyclic low-
density parity check (LDPC) codes have been examined, as these are key algorithms for
4G wireless systems. The results show that the performance of all algorithms scales with
the SIMD vector length, yet there are diﬀerent constraints on the ratios between algorithm
and architecture parameters. The radix-2 FFT algorithm allows close to linear speedups
if the FFT size is at least twice the SIMD vector length, the mixed-radix FFT algorithm
requires the FFT size to be a multiple of the squared SIMD width. The performance of
the implemented sphere decoding algorithm scales linearly with the SIMD vector length.
The scalability of LDPC decoding is determined by the expansion factor of the quasi-
cyclic code. Wider SIMD processors oﬀer better performance and also require less energy
than processors with a shorter vector length for all considered algorithms. The results for
diﬀerent permutations networks show that a simple permutation network is suﬃcient for
most applications.
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Chapter 1
Introduction
The idea of software deﬁned radio (SDR) has gained signiﬁcant interest in the last decade.
SDR describes a wireless communication device, where "some or all of the physical layer
functions are software deﬁned" [For07]. The term radio characterizes any kind of wireless
communication device that transmits or receives radio frequency signals. Examples of
radio devices range from cell phones, laptop computers, and PDAs to door openers and
navigation systems. An SDR system comprises programmable signal processing devices
that allow implementing some or all of the physical layer operations in software. These
devices may be based on ﬁeld programmable gate arrays (FPGAs), digital signal processors
(DSPs), application-speciﬁc processors (ASPs) or multiple of these devices in a system on
chip (SoC).
SDR systems oﬀer some advantages in comparison to solutions based on application-
speciﬁc integrated circuits (ASICs) [SVPG+10]: a common programmable architecture
can be used for multiple diﬀerent wireless protocols and products. This allows reducing
the time to market for new products and the development costs, as software and hard-
ware can be reused, leading to increasing chip volumes. Programmability also reduces
maintenance costs, as software updates and bug ﬁxes can be applied either over-the-air or
by other means of remote programming. The possibility of software updates also enables
future extensions to existing radio systems. A common platform for multiple protocols
enables service providers to use one platform for multiple markets and enables multi-mode
operation for the customers, i. e., depending on the available network technologies, dif-
ferent protocols can be used (e. g. UMTS, LTE, WiMAX, or WLAN) without need for
additional hardware.
Yet, the beneﬁts of SDR come with steep requirements: the radio device has to operate in
real-time with low power consumption. This is especially true for battery-powered mobile
devices, where an eﬃciency of approximately 100 million operations per second (MOPS)
per milliwatt is necessary for third generation (3G) wireless protocols [Lin08] with even
higher demands for future fourth generation (4G) systems [WLS+08b, Rep08]. The power
budget for baseband signal processing is approximately 500mW [Lin08]. Hence, there is
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a need for eﬃcient processor architectures for SDR  with parallel processing as the only
means to achieve the required eﬃciency.
Programmable architectures for SDR can be classiﬁed into two groups  reconﬁgurable
architectures and architectures based on single instruction, multiple data (SIMD) process-
ing [Ram07]. Coarse-grain and ﬁne-grain reconﬁgurable architectures (e. g. [MVV+03,
LCB+06]) oﬀer less ﬂexibility than SIMD architectures and the programming model for
SIMD architectures is simpler than the programming model of reconﬁgurable architectures.
Hence, SIMD processor architectures are especially interesting for future 4G systems.
SIMD processor architectures contain multiple parallel data lanes that all execute the
same instruction on diﬀerent elements of long data vectors. The combination of parallel
processing and a low overhead for the decoding of instructions leads to a good eﬃciency.
SIMD processor architectures can be categorized into wide SIMD architectures with 16 or
more parallel data lanes [vHM+05, LLW+06, WLS+08a, MG08, WSM+09] and short SIMD
architectures with few parallel data lanes [GI06, Kno05, GRS07, Nil07]. The number of
parallel lanes is denoted as the SIMD width or vector length.
Future SDR devices based on SIMD processing will be designed as SoCs with multiple
SIMD processor cores for tasks that can be eﬃciently parallelized and require programma-
bility and few ASICs as accelerators for tasks that cannot be eﬃciently mapped on a
SIMD processor and/or do not require programmability. Such an SDR SoC could com-
prise many small or few wide SIMD processor cores. In principle, wide SIMD processors
can achieve better energy eﬃciency than processors that only support short SIMD op-
erations [WLS+08a]. Yet, a high performance and a good energy eﬃciency can only be
achieved for algorithms that can utilize all parallel data lanes eﬃciently. The optimal
SIMD width depends on architecture parameters as well as algorithm parameters. While
SIMD processing is a technique that has been thoroughly investigated, few research re-
sults have been published that discuss the issue of selecting an appropriate SIMD width
for SDR [WLS+08a, WLS+08b].
Objective of this thesis
This thesis focuses on the issue of the scalability of SIMD processing for SDR algorithms:
How do performance and energy consumption of a SIMD processor architecture scale with
an increasing SIMD width for the key algorithms of future 4G systems?
In order to be able to evaluate diﬀerent SIMD widths, a scalable SIMD processor ar-
chitecture has been developed using the LISA language [ZPM96, PHZM99, Pee02] and
synthesized in a 90 nm technology for SIMD widths ranging from 8 to 64 parallel 16-bit
lanes. The processor architecture combines SIMD processing with long instruction word
(LIW) execution  diﬀerent processing units can execute operations in parallel to each
other  to reduce the overhead for data alignment and memory access operations. Fur-
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thermore, four diﬀerent permutation networks for vector element permutations have been
modeled.
Three key algorithms for future 4G systems have been mapped on the scalable SIMD pro-
cessor architecture and their performance has been explored. The considered algorithms
are radix-2 and mixed-radix FFTs, which are required for orthogonal frequency division
multiplex (OFDM) systems, a sphere decoding algorithm for multiple input, multiple out-
put (MIMO) systems, and the decoding of quasi-cyclic low-density parity check (LDPC)
codes.
The major contributions of this thesis are as follows:
• A scalable SIMD processor architecture has been developed in LISA. The processor
architecture enables a systematic exploration of a design space that comprises four
SIMD widths and four diﬀerent permutation networks. As the processor architecture
also supports LIW execution, the mitigation of overhead for memory access and
vector alignment by LIW has also been investigated.
• The mapping of three state-of-the-art algorithms for 4G MIMO-OFDM systems on
the scalable SIMD processor architecture has been investigated. The scalability of
the algorithms has been studied and constraints for the scalability on SIMD proces-
sors have been identiﬁed. The radix-2 FFT algorithm requires the FFT size to be at
least twice the SIMD width, the mixed-radix FFT algorithm requires an FFT size
that is a multiple of the squared SIMD width. The sphere decoded implementation
processes multiple OFDM sub-carriers in parallel, which enables eﬃcient vectoriza-
tion for SIMD widths up to the OFDM symbol size. The decoding algorithm for
quasi-cyclic LDPC codes can eﬃciently utilize SIMD widths up to the value of the ex-
pansion factor of the code. Wider SIMD widths can also be utilized using a modiﬁed
algorithm for the parallel processing of multiple sub-matrices.
• An algorithm for mixed-radix FFTs has been developed that enables the vector-
ization of FFT sizes that are a multiple of the squared SIMD width. An eﬃcient
mapping of permutation stages on a ﬁxed number of simple butterﬂy permutations
is developed.
• The performance of the implemented algorithms and the energy eﬃciency on the
proposed scalable SIMD architecture have been investigated. The results show that
linear or close to linear speedups can be achieved for all algorithms, as long as
the constraints for scalability are satisﬁed. The energy eﬃciency increases with
the SIMD width. The exploration of diﬀerent permutation network topologies shows
that wider permutation networks may lead to performance gains for FFT processing,
but wider permutation networks also require more register ﬁle ports, which leads
to signiﬁcantly higher register ﬁle power consumption. The achieved throughputs
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of FFTs and sphere decoding are suﬃcient for data rates beyond 100Mbps; LDPC
decoding requires further modiﬁcations on the architecture to meet the requirements
of future 4G systems.
Synopsis
Chapter 2 introduces SDR and SIMD-based processor architectures for SDR. The advan-
tages and disadvantages of SDR and SIMD processing are discussed and relevant wide
SIMD architectures and related work on the scalability of SIMD processing are reviewed.
Furthermore, the key algorithms for future 4G systems are identiﬁed.
In chapter 3, the development of the proposed scalable SIMD processor architecture is
discussed in detail. The used modeling language LISA is introduced and the methodology
for the evaluation of the SIMD processor architecture is discussed. Moreover, an alternative
for LIW processing based on vertical-horizontal vector processing is brieﬂy sketched.
Chapter 4 discusses radix-2 and mixed-radix FFTs that are required for orthogonal fre-
quency division multiple access (OFDM-A) and single carrier frequency division multiple
access (SC-FDMA), which is an extension of OFDM-A used for the uplink channel in the
long term evolution (LTE) standard [Tec09b]. A novel decomposition for the mixed-radix
FFT, which is optimized for SIMD processing, is derived from the matrix representation
of the FFT and constraints for the eﬃcient SIMD processing of radix-2 and mixed-radix
FFTs are developed. Implementations of FFTs on the proposed scalable SIMD proces-
sor architecture are discussed and performance results, which show approximately linear
speedups, are presented.
In chapter 5, diﬀerent algorithms for MIMO detection based on the sphere decoder (SD)
are explained. The ﬁxed-complexity sphere decoder (FSD) is discussed in detail as it
has been implemented on the scalable SIMD processor architecture. The FSD has good
properties for parallel processing and achieves a bit error rate (BER) close to the maximum
likelihood (ML) solution. The algorithm implementation is explained and the throughput
performance is analyzed and compared to other SDR and hardware MIMO detection
implementations.
The following chapter (chapter 6) focuses on the decoding of LDPC codes. The properties
of LDPC codes and decoding algorithms based on message-passing are discussed. It is
shown that quasi-cyclic LDPC codes  as e. g. optionally supported by WiMAX [IEE09b]
 are the most promising codes from an implementation point of view, because of their
regular structure. A parallel implementation of quasi-cyclic LDPC decoding for WiMAX
is discussed and limitations of the proposed scalable SIMD processor architecture are
demonstrated. The chapter concludes with a performance analysis and a comparison to
other SDR and hardware implementations.
In chapter 7, the scalable SIMD processor architecture is analyzed based on the results
obtained for radix-2 and mixed-radix FFTs, MIMO detection, and LDPC decoding. The
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chapter contains an analysis of area, power consumption, and energy eﬃciency of proces-
sors with diﬀerent SIMD widths and permutation networks. Furthermore, modiﬁcations
on the processor architecture that could improve the scalability of mixed-radix FFTs and
LDPC decoding are explained. The chapter concludes with a brief discussion of the com-
plexity of mapping algorithms on SIMD processors and the possible support of this task
by vectorizing compilers.
Finally, chapter 8 contains a summary of results, conclusions for the scalability of SIMD
processing, and an outlook of possible future research directions.
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Chapter 2
Overview of software deﬁned radio
principles and architectures
This chapter contains an overview of SIMD processing and the concept of software de-
ﬁned radio (SDR). Section 2.1 discusses advantages and disadvantages of SDR and gives
an overview of SDR architecture classes. Section 2.2 describes SIMD vector processing
and discusses its advantages and disadvantages. Wide SIMD processor architectures and
related research on the scalability of SIMD processing are described in section 2.3. The
chapter concludes with an overview of the key algorithms of future 4G systems/standards
in section 2.4.
2.1 Software deﬁned radio
The SDR principle describes a wireless communication device that implements the phys-
ical layer processing exclusively or mostly on programmable processing architectures, for
example digital signal processors (DSPs), application-speciﬁc processors (ASPs), or re-
conﬁgurable architectures. Classic architectures for wireless communication are based on
application-speciﬁc integrated circuits (ASICs), assisted by one or few DSPs [Ram07], and
do not oﬀer any ﬂexibility. The programmability of SDR solutions oﬀers some advantages
versus the traditional hardware solutions [SVPG+10]:
• SDR solutions enable performing software development and hardware design and
veriﬁcation in parallel. Furthermore, new protocols can be quickly implemented in
software and mapped onto an existing SDR platform, without a hardware redesign.
Therefore, development time and costs are signiﬁcantly lower than for classical ASIC
solutions. Development costs are further reduced by the potentially higher chip
volumes, as one SDR platform can be used for diﬀerent applications.
• SDR solutions enable dynamically executing diﬀerent wireless communication pro-
tocols on the same processor architecture (multi-mode operation). Commonly used
functions, such as ﬁlters, encoders/decoders, and transforms (FFT), can be adjusted
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at runtime. Multi-mode capability allows service providers to use one platform
for diﬀerent markets and oﬀer more functionality to the end users. Furthermore,
hardware costs are reduced if resources can be shared eﬀectively between wireless
protocols.
• The programmability of SDR systems also reduces maintenance costs, as new func-
tionality (e. g. new standard releases) or bug ﬁxes can be applied either over-the-air
or by other means of remote programming.
The keynote of these arguments is that SDR increases the ﬂexibility and reduces the
costs of wireless communication devices. Yet, the increased ﬂexibility has its price, as
SDR systems will always consume more power than an optimized ASIC-centered solution
[Ram07]. The chip area of a programmable SDR architecture for one wireless protocol is
also greater than the chip area using ASICs, but this can be canceled out by multi-mode
support, i. e. multiple wireless protocols are supported on the same SDR architecture,
while an ASIC-centered approach would require adding further ASICs, which increases
the chip area.
One further argument sometimes used against programmable SDR solutions is the notion
that many of the algorithms in the physical layer processing of wireless communication
protocols could be eﬃciently realized on dedicated hardware accelerators with limited re-
conﬁgurability, e. g. allowing parameter adjustments for ﬁlters. However, this approach
leads to an increased development time and increasing costs for designing accelerators that
can support the requirements of multiple wireless protocols. Furthermore, an accelerator
will only support one algorithm. Some critical physical layer tasks, such as MIMO sym-
bol detection, can be performed by many diﬀerent (possibly in-house) algorithms, which
achieve diﬀerent trade-oﬀs between algorithm complexity (e. g. runtime, required mem-
ory) and algorithm performance (e. g. BER). An SDR architecture that oﬀers suﬃcient
computing power can perform any of these algorithms, allowing companies to implement
their own preferred solution.
Future 4G wireless protocols aim at data rates between 100Mbps and 1Gbps [Rep08,
Tec09a]. Therefore, SDR solutions need to achieve high throughputs, while still comply-
ing with the power restrictions of wireless communication devices. The power budget for
baseband processing in mobile devices is approximately 500mW (see [Lin08, Neu04]), with
a power eﬃciency of approximately 100 million operations per second (MOPS) per milli-
watt required for 3G and even steeper requirements for 4G. Therefore, energy eﬃciency
is of essential importance for SDR systems. High energy eﬃciency can be achieved by
parallel processing and by employing application-speciﬁc instructions or processing units.
Programmable architectures for SDR can be categorized into two philosophies  recon-
ﬁgurable architectures and architectures based on SIMD processors [Ram07].
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2.1.1 Reconﬁgurable SDR architectures
The design-ﬂow for reconﬁgurable SDR architectures is as follows: First, algorithms or
parts of algorithms that are used by multiple or all targeted wireless protocols are iden-
tiﬁed. Next, reconﬁgurable data paths, which provide the necessary processing for this
common functionality, are designed. The ﬂexibility of reconﬁgurable SDR architectures
depends on the granularity of the decomposition into common data paths. An example
for a ﬁne-grain reconﬁgurable data path is a small DSP core, which implements elemen-
tary functions, such as addition or multiplication. Coarse-grain reconﬁgurable data paths
might implement complete algorithms, for example, a data path might be realized as an
ASP for FFT processing.
Examples for ﬁne-grain reconﬁgurable SDR architectures are University of Bologna's
XiRisc processor architecture [LCB+06] and picoChip's picoArray [Pul08, BDT08]. The
XiRisc processor is a VLIW RISC processor, with two data paths with arithmetic and
DSP-like functional units and a third data path based on a pipelined conﬁgurable gate ar-
ray (PiCoGA) [LTC03]. Application-speciﬁc functions can be mapped onto the PiCoGA.
The picoArray architecture consists of many independent RISC processors organized in a
two-dimensional array. For example, the picoArray PC102 comprises 308 processors. Each
processor executes its own instruction stream and processes its own data. Processors are
connected by a high-speed time-division multiplexed bus system.
Intel's reconﬁgurable communication architecture (RCA) [CTC+04] and IMEC's ADRES
architecture [MVV+03, SVPG+10] are examples for coarse-grain reconﬁgurable SDR ar-
chitectures. Intel's RCA consists of a mesh of heterogeneous, reconﬁgurable processing
elements (PEs), connected by routers. The PEs are optimized for diﬀerent parts of the
baseband processing, e. g. ﬁltering or Turbo coding. The ADRES architecture combines
a VLIW processor with a coarse-grained reconﬁgurable array. The coarse-grained array
consists of reconﬁgurable functional units (FUs) with local memories. Neighboring FUs
can exchange data without any register ﬁle accesses in between. The VLIW core and the
FUs communicate through a global register ﬁle and shared memory. A typical ADRES
instance consists of a 4 × 4 array [SVPG+10] with 128-bit SIMD FUs (12 reconﬁgurable
units and 4 units in the VLIW part of the architecture).
2.1.2 SIMD-based architectures for SDR
SIMD-based architectures for SDR utilize SIMD processor cores to achieve high energy
eﬃciency. The basics of SIMD processing are discussed in section 2.2. A system on a chip
(SoC) for SDR based on SIMD processing consists of many SIMD processor cores and few
ASICs [Ram07]. The ASICs accelerate algorithms that do not require programmability
and/or cannot be eﬃciently mapped on the SIMD processors. Figure 2.1 shows a block
diagram of a SIMD-based SoC for SDR.
9
Chapter 2 Overview of software deﬁned radio principles and architectures
SIMD DSP 1 SIMD DSP n...
Acc. 1 Acc. m... Memory
Control
DSP
Figure 2.1: SIMD-based SoC for SDR
SIMD processor architectures for SDR can be categorized into short SIMD architectures
and wide SIMD architectures. Most of the SIMD processors from both classes support
long instruction word (LIW) execution (see chapter 3.1.3), enabling concurrent memory
access and arithmetic operations.
Short SIMD architectures support SIMD data paths with few parallel lanes (typically four
lanes). Examples are Sandbridge's Sandblaster SB3011 [GI06], Icera's DXP [Kno05], Inﬁ-
neon's MuSIC architecture [GRS07] and Linköping University's single instruction stream,
multiple task (SIMT) architecture [Nil07, NTL09].
Wide SIMD architectures utilize 16 or more parallel data lanes. A higher degree of SIMD
parallelism leads to better energy eﬃciency, but higher levels of data parallelism are re-
quired to utilize all data lanes eﬀectively. This thesis analyses data parallelism in SDR
algorithms for wide SIMD architectures. Hence, relevant wide SIMD architectures are dis-
cussed in more detail in section 2.3. The CEVA-XC [CEV09] architecture is a wide SIMD
processor architecture, which supports VLIW execution of multiple parallel 256-bit SIMD
data paths. Yet, too little information on CEVA-XC is available for a detailed analysis.
2.2 Basic principles of SIMD processing
The term single instruction stream, multiple data stream (SIMD) processing has been
introduced by Flynn in his taxonomy of very high-speed computers [Fly66, Fly72]. Flynn
classiﬁed processor architectures based on the parallel processing of instruction and data
streams. A SIMD processor architecture processes multiple data streams in parallel, yet
each data stream performs the same operation, as there is only one instruction stream.
SIMD processor architectures for SDR support SIMD processing by vector operations on
ﬁxed-length data vectors.
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2.2.1 SIMD vector processing
SIMD vector operations process all vector elements independently and in parallel. Vector
data lanes contain the processing units associated to vector element positions. The number
of vector elements is the vector length or SIMD width. Figure 2.2 shows three examples of
vector operations, which demonstrate the principle of vector processing.
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Figure 2.2: Examples for SIMD vector operations
The vector addition in ﬁgure 2.2a adds elements from one vector to elements from another
vector. All data lanes operate independently of each other, yet they all execute the same
instruction. Furthermore, only elements at the same position in a vector can be processed
together, it is e. g. not possible to add element b3 to element a1 in a vector operation.
If vector elements are needed at diﬀerent positions, they have to be permuted on a per-
mutation network. Figure 2.2b shows a cyclic rotation of vector elements as an example
for a vector element permutation.
Figure 2.2c demonstrates a third technique that is necessary for eﬃcient SIMD vector
processing. If an operation shall only be performed on some of the elements in a vector, the
remaining element positions can be excluded from the computation by masking. Masking
temporarily disables vector lanes based on the values of a binary vector mask.
Figure 2.3 illustrates the structure of a typical SIMD processor architecture with four
parallel lanes. The lanes contain one or multiple processing units (in this case an ALU)
for the processing of one vector element and a local register ﬁle that stores the elements of
diﬀerent vectors. All lanes have the same structure and the processing units in diﬀerent
lanes execute the same instructions in parallel. Memory access is also done in parallel
on a load/store unit. Element permutations are performed on the vector permutation
unit, which contains a permutation network  in this case, based on an inverse butterﬂy
network topology (see chapter 3.1.5).
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Figure 2.3: Example SIMD processor architecture with four lanes
2.2.2 Advantages and disadvantages of SIMD processing
The main reason for using SIMD processor architectures in SDR systems is their high
energy eﬃciency. Scalar processors spend signiﬁcant amounts of the total power on the
decoding of instructions and other control tasks. SIMD processors execute one instruction
on many parallel data paths; hence, the relative amount of power spent on control tasks
is reduced. Wider SIMD vectors lead to higher energy eﬃciency. Furthermore, parallel
processing enables lowering the clock frequency, which also reduces power consumption.
Due to the regular structure of the SIMD data path (see ﬁgure 2.3), SIMD processor
architectures scale very well. Only the number  not the complexity  of data lanes
increases if the vector length is raised. The only exception is the vector permutation
network, whose complexity depends on the number of vector elements (see chapter 3.1.5).
The main drawback of SIMD processor architectures is that they only reach high energy
eﬃciency if the vector data lanes can be eﬀectively utilized. The utilization of the data
lanes is limited by available data parallelism, i. e. the number of data values that can be
processed in parallel, and the restriction by the required alignment on vectors. Due to the
restricted alignment, some algorithms require complex permutation stages for reordering
12
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vector elements. A further drawback is the lack of eﬃcient software development tools
that can perform the vectorization of algorithms. Hence, software development for SIMD
processors is time consuming and requires knowledge about the processor architecture.
Data parallelism in baseband processing
Many baseband processing algorithms, such as FIR ﬁltering, FFT, and correlation, oﬀer
plenty data parallelism, with very little data dependent control ﬂow. Most algorithms can
be represented by matrix-vector or vector-vector operations. Hence, SIMD processing is a
natural ﬁt for SDR.
The amount of available data parallelism and the overhead for performing data alignment
operations (e. g. vector permutations, memory access) depend on the algorithms and on
architecture parameters. The overhead for vector permutation operations and memory
access can be reduced by enabling parallel processing of operations on distinct processing
units, e. g. through LIW execution.
The goal of this thesis is analyzing the mapping of three major 4G baseband algorithms on
wide SIMD processor architectures with LIW support. The dependence between algorithm
parameters and performance for diﬀerent SIMD widths is evaluated. The focus is on
determining how performance and energy eﬃciency scale with the SIMD width.
2.3 Wide SIMD processor architectures and research
on the scalability of SIMD processing
In the following, relevant academical and commercial wide SIMD processor architectures
for SDR are surveyed. The discussed processor architectures are the Embedded Vec-
tor Processor (EVP) (section 2.3.1), the Sandblaster SB3500 processor (section 2.3.2),
the Signal-processing On-Demand Architecture (SODA) (section 2.3.3), and the Ardbeg
processor (section 2.3.4). Architectural features of these processor architectures are com-
pared in table 2.1. Here, the performance is measured in giga MAC operations per second
(GMAC/s) on 16-bit values.1 Most of the processor architectures support LIW execution
and permutation operations on SIMD permutation networks. These aspects of the SIMD
processor design are discussed in detail in chapter 3, sections 3.1.3 and 3.1.5.
In section 2.3.5, single instruction, multiple disjoint data (SIMdD) architectures are dis-
cussed. Section 2.3.6 reviews related research on the scalability of SIMD processing for
SDR.
1For SODA and Ardbeg, performance is reported in giga multiplications per second (GMul./s).
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2.3.1 The Embedded Vector Processor
The Embedded Vector Processor (EVP) is a SIMD vector processor architecture that
is commercially available from ST-Ericsson [SE09] (formerly NXP Semiconductors). The
processor architecture has been designed for SDR systems, focusing on the modem stage of
the baseband processing [vHM+04, vHM+05]. The ﬁrst instance of the EVP, the VD32040
processor is already in mass-production in multi-mode TD-SCDMA handsets [SVPG+10].
A block diagram of the processor architecture is displayed in ﬁgure 2.4.
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MAC VMAC
Intra vector unit
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Code generation unit
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ALU
Scalar data path
Vector data path 
Figure 2.4: Block diagram of the EVP architecture
The EVP supports vector operations on 256-bit data vectors. Data vectors can be inter-
preted as 8 32-bit elements, 16 16-bit elements, or 32 8-bit elements. Yet, some instructions
(e. g. multiplication, MAC operation) only support 16-bit values. Complex multiplication
and MAC operations are also supported.
The processor architecture consists of a scalar and a vector data path. The scalar data
path contains an arithmetic logic unit (ALU), a load store unit for scalar memory ac-
cess (LSU) and a multiply-accumulate unit (MAC). Furthermore, scalar values can be
broadcasted to vectors. The scalar program control unit (PCU, not in ﬁgure 2.4) per-
forms branch operations and zero-overhead loops (ZOLs). The vector data path contains
a vector ALU (VALU), a vector MAC unit (VMAC), a vector LSU (VLSU) and three
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special vector processing units: The vector shue unit (VSHU) performs arbitrary vector
element permutations on one data vector. The intra vector unit (IVU) supports mini-
mum/maximum search on elements of a vector and accumulation of elements in a vector.
The code generation unit (CGU) is an application-speciﬁc accelerator for scrambling and
channelization codes (e. g. for W-CDMA).
Next to processing data vectors in parallel, the EVP also supports very long instruction
word (VLIW) execution: Operations on each of the vector and scalar processing units can
execute in parallel in one clock cycle.
The processor is designed for a working frequency of 300MHz (maximum 320MHz in a
low-power 45 nm process) and achieves 4.8GMAC/s in the SIMD data path and up to
30 GOPS (Giga operations per second) on 16-bit data at this clock frequency [SE09].
For a typical memory conﬁguration (128KB program memory, 128KB data memory)
and typical applications, the newest instance of the EVP, the VD32041, requires less than
0.5mW/MHz energy and 3.2mm2 area (1.3mm2 for the processor core without memories).
The architectural features of the scalable SIMD processor architecture in chapter 3 are
based on an extensive analysis of SDR applications on the EVP.
2.3.2 The Sandblaster SB3500 architecture
The Sandblaster SB3500 architecture is a low-power multi-core processor architecture de-
veloped by Sandbridge Technologies [MG08, SMN+09, SVPG+10]. The multi-core pro-
cessor consists of an ARM processor core and three SBX processor cores. The SBX cores
support 256-bit SIMD vector operations, including complex multiplication, reduction op-
erations (e. g. sum of vector elements), permutation operations (rotation, shifting) and
special operations for Galois ﬁeld arithmetic and Viterbi decoding.
Each SBX executes four sequential hardware threads. If the processor is clocked at
the maximum clock frequency of 600MHz, this corresponds to four threads running at
150MHz. The sequential processing of threads enables an eﬃcient pipelining of execution
stages, which hides the instruction latency from the programmer and reduces the power
consumption. Each SBX core also supports long instruction word (LIW) execution; three
operations are issued per clock cycle, including up to one vector operation and one memory
access operation.
The SB3500 is supported by a complete parallelizing tool chain. The compiler includes
algorithms for the vectorization of loops, the detection of saturation arithmetic, and multi-
threading.
The SB3500 processor architecture achieves a peak performance of 9.6GMAC/s per SBX
core and is fabricated in 65 nm technology. The typical power consumption of one SBX
core at 500MHz is 100mW [San09].
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2.3.3 The Signal-processing On-Demand Architecture
The Signal-processing On-Demand Architecture (SODA) is a multi-core SIMD processor
architecture for SDR [LLW+06, LLW+07, Lin08, WSL+07], which was developed at the
University of Michigan at Ann Arbor. The original SODA consists of four processing
elements (PEs) with local memories, a global memory, and an ARM control processor (see
ﬁgure 2.5). The PEs support SIMD operations on 512-bit data vectors.
ARM Global Mem.
SIMD
PE
Local
Mem.
SIMD
PE
Local
Mem.
SIMD
PE
Local
Mem.
SIMD
PE
Local
Mem.
Figure 2.5: Block diagram of SODA
Each PE has three parallel pipelines for address generation, scalar, and SIMD operations.
Each pipeline executes one instruction per clock cycle. The SIMD pipeline consists of
32 lanes with 16-bit ALUs and 16-bit multipliers (a multiplication requires two clock
cycles). A so-called SIMD shue network (SSN) performs vector element permutations
using a single-stage combined perfect shue exchange, inverse perfect shue exchange
network with a feedback path [LLW+06], which enables performing complex permutations
by multiple permutation iterations on the single-stage network. Figure 2.6 shows the
topology of perfect shue exchange and inverse perfect shue exchange networks for
eight elements in a vector.
SODA has been synthesized in 0.18µm technology for a maximum clock frequency of
400MHz. The total power consumption for W-CDMA (2Mbps) is 2.95W, SODA re-
quires 26.6mm2 for PEs, ARM processor, bus system, and memories. Recently, the pro-
cessor architecture has been resynthesized in 0.13µm technology [LCM09] for a clock
frequency of 300MHz. In 0.13µm technology, the architecture requires 210mW for W-
CDMA (2Mbps) and occupies 10mm2 chip area. The processor architecture achieves
19.2GMul./s at 300MHz.
SODA-II
SODA-II is a follow-up architecture of SODA, which tries to address the shortcomings of
the original SODA by optimizing the data paths [LCM09]. The main shortcomings of the
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Figure 2.6: Topologies of perfect shue exchange and inverse perfect shue exchange net-
works
original SODA are its high register ﬁle power consumption (between 27 and 37 percent of
the total power consumption [LLW+06]) and the overhead for data alignment operations.
SODA-II applies three techniques to improve SODA: operation chaining, pipelining of
vector operations, and staggered memory access and multi-cycling.
Operation chaining describes the concatenation of SIMD operations in one instruction.
SODA-II's SIMD computation units comprise two parallel ALUs/multipliers, followed by
a third ALU. Operations, such as performing two multiplications and accumulating the
results can be performed in one instruction. The concatenation of instructions lessens
register ﬁle accesses and reduces the cycle count. A simpliﬁed block diagram of a SIMD
computation unit is shown in ﬁgure 2.7.
Pipelining of vector operations is done to reduce the overhead for non-computational
operations, such as memory access and vector permutations. A conceptual view of SODA-
II's vector pipeline is shown in ﬁgure 2.8. The pipeline comprises ﬁve stages: memory read
access, vector alignment, vector computation, vector alignment or reduction, and write
back to memory. The vector alignment is realized on the SIMD permutation network or
by simply writing vectors to vector registers.
Staggered memory access and multi-cycling are done to avoid permutations for complex
data alignments, such as required for the FFT or Viterbi decoding. Complex data align-
ment is implemented by reading one value at a time (denoted as staggered memory access);
the processing on computation units for diﬀerent vector elements is initialized sequen-
tially. A high utilization of the SIMD computation units with staggered memory access
can only be achieved if the computation units are busy for multiple cycles (denoted as
multi-cycling). Therefore, the computation units are realized as small microprocessors,
which support complex multi-cycle operations that iterate on the input data for multiple
cycles and single-cycle operations, such as the chained operations mentioned above.
Like SODA, SODA-II is also realized as a multi-core architecture with four 512-bit SIMD
processors. SODA-II has been synthesized in a 0.13µm process for a clock frequency
of 300MHz [LCM09]. The processor architecture requires 11mm2 chip area. W-CDMA
18
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Figure 2.8: Conceptual view of the vector pipeline in SODA-II
(2Mbps) requires two of the four SIMD processor at a power consumption of approximately
120mW. The original SODA requires all four processors to achieve 2Mbps throughput and
consumes 210mW power. Performance results for 4G algorithms have not been obtained.
2.3.4 The Ardbeg architecture based on SODA
The Ardbeg architecture is a commercial processor architecture, which has been developed
based on a redesign of SODA for 90 nm technology [WLS+08a, Lin08]. The processor
architecture is part of ARM spin-out Cognovo's software deﬁned modem platform. The
Ardbeg architecture contains two Ardbeg PEs. Figure 2.9 shows a high-level block diagram
of the data path of an Ardbeg PE. SODA has been extended with limited LIW support
for SIMD operations and an accelerator for turbo decoding (ASIC). Furthermore, the
permutation network has been redesigned and SIMD processing units have been optimized.
The SIMD width (512 bits) has not been changed.
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Figure 2.9: Block diagram of the SIMD and scalar data paths of an Ardbeg PE
LIW support has been implemented, as the utilization of processing units in SODA is
poor. For example, the SIMD ALU is only active for 30 percent of the total time for W-
CDMA and IEEE 802.11a [WLS+08a]. LIW support can improve the resource utilization
by e. g. enabling to perform memory access in parallel to arithmetic operations. In the
Ardbeg architecture, LIW processing is limited to at most two parallel SIMD operations,
and only some combinations of functional units are supported (e. g. memory access and
multiplication or multiplication and ALU operation).
Turbo decoding has been ooaded to an accelerator, because of its poor performance on
SODA: The turbo decoder for W-CDMA, at a data rate of 2Mbps, occupies one complete
SODA PE. The same performance can be achieved on an ASIC with approximately 5
times lower power consumption.
SODA utilizes a single-stage permutation network, which can only perform a very limited
set of permutations in one step. Multi-stage interconnect networks (MINs) have not been
considered, because the delay in 0.18µm technology was too long. Ardbeg has been
designed for 90 nm and implemented with a banyan network with seven stages and a
width of two vectors. The banyan network is a MIN and can perform permutations on
pairs of vectors in one operation (see chapter 3.1.5).
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As a last optimization, the SIMD processing units have been optimized. All units support
8-, 16-, and 32-bit data types instead of only 16-bit data types. Furthermore, block
ﬂoating point support has been added. In a ﬂoating point representation, each value has
its own mantissa and exponent. In a block ﬂoating point representation, all elements in a
vector share the same exponent, which reduces the overhead for ﬂoating point processing.
Moreover, a single-stage permutation network has been added to the SIMD ALU, which
enables to perform permutations (e. g. for an FFT) and addition or subtraction in one
operation. The multipliers have been redesigned for single-cycle latency.
The various optimizations lead to a speedup between 1.5× and 7× over SODA for W-
CDMA, IEEE 802.11a, and DVB-H/DVB-T [WLS+08a]. The Ardbeg architecture con-
sumes approximately 180mW of power for W-CDMA at 2Mbps.
2.3.5 Processor architectures based on SIMdD processing
Single instruction, multiple disjoint data (SIMdD) processing [HM03] describes a processor
architecture that enables SIMD units to operate on any data, without alignment restric-
tions by forcing operations on data vectors. The register ﬁle complexity of a SIMdD
architecture grows with the SIMD width as the register ﬁle complexity of a VLIW archi-
tecture grows with the number of parallel instruction slots. Therefore, SIMdD processing
is not practical for wide SIMD architectures.
Indirect SIMdD architectures still operate on aligned data vectors in registers, yet allow
ﬂexible memory access by providing vector pointers. The basic idea is illustrated by ﬁgure
2.10: A vector pointer is provided; each component of the vector pointer determines the
memory location of one vector element or one vector segment (if the vector pointer has
fewer elements than the data vectors) for memory access operations. During memory
access, the vector elements/segments are processed independently. Data that has been
read from memory is stored in data vectors (in a register ﬁle). The processing of data
vectors does not diﬀer from classical SIMD architectures.
IBM's eLite DSP architecture
The concept of SIMdD processing has been invented at IBM research and implemented
in the eLite DSP architecture [MZS+03, DMW03, DM03]. eLite supports 64-bit SIMD
vectors (four 16-bit elements) and LIW execution. The vector data path consists of a vector
pointer unit, a vector element unit, and a vector accumulator unit. The vector pointer unit
performs vector pointer operations for addressing registers in the vector element register
ﬁle. The vector element unit performs arithmetical operations on the data from the vector
element register ﬁle. The vector accumulator unit is utilized for accumulation or reduction
operations on 40-bit values. Every vector instruction speciﬁes one or two vector pointer
registers, which in turn point to the element registers.
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Figure 2.10: Indirect SIMdD processing: A vector pointer determines memory locations
for each vector element independently during memory access operations
eLite has been implemented in 0.13µm technology and achieves 2GMAC/s at a clock
frequency of 500MHz with a power consumption of 300mW. At 250MHz eLite only con-
sumes 50mW of power. While eLite is not an alternative for SDR processing, the concept
of SIMdD  and especially indirect SIMdD  is interesting for wide SIMD architectures,
as discussed in chapter 7.3.1.
The AnySP architecture
The AnySP architecture has been developed at the University of Michigan at Ann Arbor
[WSM+09, WSM+10, WMMC10] and is the ﬁrst indirect SIMdD processor architecture for
SDR. Like SODA, AnySP is a multi-processor architecture with four processing elements
(PEs). Each AnySP PE is a 1024-bit SIMD processor (64 16-bit lanes) with a conﬁgurable
SIMD data path that supports three modes of execution: wide SIMD execution with
64 lanes, eight parallel threads with eight lanes, and SIMD execution with 32 lanes and
operation chaining (see section 2.3.3). A block diagram of an AnySP PE is displayed in
ﬁgure 2.11.
Execution with 32 lanes and operation chaining is realized by using two neighboring 16-bit
processing units in consecutive cycles without write back to the register ﬁle. Hence, the
vector length is reduced for support of more complex instructions. Neighboring units that
can be combined are denoted as ﬂexible functional units (FFU).
Eight parallel threads on 128-bit vectors are supported by indirect SIMdD processing,
each thread executes the same operations, only memory access locations diﬀer. Memory
access is realized by providing eight independent address generation units (AGUs), one for
each 128-bit SIMD thread. Furthermore, accumulation of vector elements for independent
threads is supported by implementing a multiple-output adder tree.
The architecture has been further optimized by providing two SIMD register ﬁles (RFs):
one large register ﬁle (16 entries) and one small register ﬁle (4 entries) for values with a
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Figure 2.11: Block diagram of an AnySP processing element
short lifetime. The partitioning of the register ﬁle into two register ﬁles reduces the power
consumption. Furthermore, a crossbar network based on SRAM cells for cross points,
called swizzle network, is implemented. The SRAM-based network requires less power
than a multiplexer-based network.
AnySP has been synthesized in 90 nm technology for a target frequency of 300MHz. Per-
formance and power consumption have been measured based on a mix of H.264 decoding
(4CIF, 30 fps) and wireless communication algorithms (1024-point FFT, 2× 2 STBC and
decoding of quasi-cyclic LDPC codes). The wireless communication algorithms achieve
a throughput of 100Mbps. The total power consumption is 1.347W, the chip area is
25.17mm2.
2.3.6 Research on the scalability of SIMD processing for SDR
While SIMD processing is a technique that has been thoroughly investigated, few re-
search results have been published that discuss the scalability of wide SIMD processor
architectures for SDR algorithms. [WLS+08a] describes the development of the Ardbeg
architecture from SODA. A limited analysis of diﬀerent SIMD widths and permutation
networks has been done before selecting the ﬁnal SIMD width for Ardbeg. [WLS+08b]
investigates the scalability of SODA for four baseband algorithms.
SIMD scalability analysis during the Ardbeg development
[WLS+08a] includes a SIMD width analysis for the Ardbeg processor in 90 nm technology.
Ardbeg has been synthesized for SIMD widths ranging from 128 to 1024 bit (8 to 64 16-
bit lanes). The synthesized permutation network is not mentioned. Energy consumption,
delay, and area have been measured for a mix of 3G baseband algorithms, including FIR
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ﬁltering, FFT, W-CDMA searcher (based on auto-correlation), and Viterbi decoding. Al-
gorithm parameters (e. g. ﬁlter length, FFT size) are not mentioned. Results are reported
as an average over all algorithms and are normalized to the 128-bit SIMD processor. The
normalized delay ﬁgures show approximately linear speedup.2 The energy consumption
decreases with an increasing SIMD width (60 percent for 64 lanes). The area more than
doubles with a doubling of the SIMD vector length (approximately 10× for 64 lanes). Due
to the signiﬁcant increase in area, the SIMD width has been set to 32 lanes and not 64
lanes.
After ﬁxing the SIMD width, four diﬀerent permutation networks have been implemented
and synthesized and normalized energy and energy-delay-product have been measured for
64-point and 2048-point radix-2 and radix-4 FFTs and a Viterbi decoder for constraint
length 9. The implemented permutation networks are SODA's single stage perfect shue
exchange / inverse perfect shue exchange network with a width of one vector (enabling
permutations on one input vector), the same network topology with a width of two vectors
(enabling permutations on pairs of vectors), a banyan network (multistage interconnect
network - MIN) on two vectors, and a crossbar network on two vectors. More information
on permutation network topologies can be found in chapter 3.1.5. The analysis shows that
the algorithm implementations with permutation networks with a width of two vectors
consume less energy and have a better delay than the implementations with a single-vector
network. The banyan network and the crossbar network achieve similar results, except for
the 64-point radix-2 FFT, which has a much higher energy consumption using the crossbar
network. The double-vector perfect shue exchange / inverse perfect shue exchange
network achieves the best results for the 64-point radix-2 FFT, as the FFT algorithm is
optimized for this network architecture. The banyan network and the crossbar network
attain the best results for all remaining algorithms. Based on the analysis, Ardbeg has
been realized with a double-vector banyan network.
SIMD scalability analysis based on SODA
The SIMD scalability analysis in [WLS+08b] based on SODA considers four SDR algo-
rithms for MIMO-OFDM for SIMD widths ranging from 512 bit (32 16-bit lanes) to 4096
bit (256 16-bit lanes). The implemented algorithms are a 1024-point radix-2 FFT, space
time block coding (STBC) based on Alamouti for a 2× 2 MIMO system [Ala98, Bau01],
the vertical Bell laboratories layered space-time (V-BLAST) detection algorithm for 4× 4
MIMO [Fos96, WFGV98], and a decoder for a WiMAX LDPC code (z = 96, R = 5/6)
[IEE09b, SMZC07].
First, available data parallelism and workload have been analyzed; the results are sum-
marized in table 2.2. According to Woh et al., the SIMD width should be increased to
2The term linear speedup or ideal speedup means that a doubling of the SIMD width leads to a doubling
of the performance.
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be as large as the FFT size NDFT for the maximum performance. STBC and V-BLAST
both operate on small vectors, with one vector per OFDM sub-carrier. As sub-carriers are
orthogonal to each other and can be processed in parallel, data parallelism is only limited
by the number of data carriers in an OFDM symbol, which here is assumed the FFT size.
The LDPC decoder operates on z × z sub-matrices of the LDPC matrix; hence, at most
z elements can be processed in parallel.
Table 2.2: Analysis of data parallelism [WLS+08b]
Algorithm Overhead Scalar SIMD Maximum vector
Workload [%] Workload [%] Workload [%] parallelism
FFT/IFFT 61 5 34 NDFT = 1024
2× 2 STBC 14 5 81 4 ·NDFT
4× 4 V-BLAST 24 6 70 4 ·NDFT
LDPC 3 18 49 z = 96
The workload results categorize the workload on the SIMD processor into scalar workload,
workload for computational SIMD operations on the ALU, multiplier, or shifter (denoted
as SIMD workload), and overhead workload for memory access and vector permutations.
The workload results show a high utilization of the computational SIMD units for STBC
and V-BLAST, the FFT is dominated by overhead workload.
The speedup and energy consumption have been measured and normalized to the results
for 32 16-bit lanes. Normalized speedup results show linear speedup for STBC and slightly
less than linear speedup for FFT. The V-BLAST implementation apparently requires more
scalar operations for wider SIMD widths; hence, the speedup increases slowly (approxi-
mately 5.5× for 256 lanes). The speedup for LDPC decoding also increases slowly and
does not increase at all if the SIMD width is increased from 128 to 256 lanes, as at most 96
elements can be processed in parallel. The maximum speedup is 3.0 for 128 or more paral-
lel lanes. If linear or close to linear speedup can be attained, the energy consumption stays
almost constant. The LDPC decoder requires more energy on wider SIMD architectures,
because most of the SIMD lanes perform useless computations.
Diﬀerences to the present thesis
The analysis of the scalability of SIMD processing in this thesis diﬀers from the work
in [WLS+08b, WLS+08a] concerning the analyzed algorithms and the considered SIMD
architecture.
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SODA supports only one vector operation per clock cycle, while Ardbeg supports a re-
stricted LIW instruction format with at most two parallel vector operations. Therefore,
much of the processing time is spent either on scalar or memory access and vector align-
ment operations, as can be seen in table 2.2. This thesis proposes a SIMD processor
architecture with LIW support. Parallel processing of computational SIMD operations
(e. g. addition, multiplication) and memory access and/or vector permutation operations
increases the performance of the SIMD architecture, as overhead operations can be hidden
by LIW execution. One prominent example is the FFT with an overhead workload of 61
percent on SODA. On the proposed SIMD architecture, the overhead operations can be
completely or mostly performed in parallel to useful computational operations (see chapter
4.6.3).
The SIMD processor architecture has also been implemented with four diﬀerent permuta-
tion network conﬁgurations (see chapter 3.1.5), enabling to perform a systematic analysis
of the complexity of permutations for diﬀerent SIMD widths.
From an algorithm perspective, the present thesis considers diﬀerent algorithm parameters,
a more recent MIMO detection algorithm, and  in part  achieves diﬀerent results than
the work in [WLS+08b, WLS+08a].
Woh et al. only implemented one FFT size (NDFT = 1024) and one LDPC code (z = 96,
R = 5/6). Hence, the inﬂuence of algorithm parameters could not be investigated. This
thesis analyzes diﬀerent FFT sizes, including mixed-radix FFT sizes and LDPC codes.
The results show that the scalability indeed depends on algorithm parameters.
In [WLS+08b], 2× 2 STBC and 4× 4 V-BLAST are implemented as examples for MIMO
algorithms. STBC is an approach that increases the signal quality at the receiver by
sending a signal on multiple transmit antennas in a space-time code [Ala98]. V-BLAST is
a detection algorithm for spatial multiplexing, i. e. multiple data streams are transmitted in
parallel [WFGV98]. This thesis analyzes 4×4 sphere decoding, which is a class of detection
algorithms for spatial multiplexing. V-BLAST has a lower computational complexity than
sphere decoding, but has a poor BER performance, as it does not exploit the full MIMO
diversity [BBW+05]. Sphere decoding algorithms achieve a BER performance close to the
optimum maximum likelihood (ML) solution. Therefore, sphere decoding is a better choice
for 4G systems  and more challenging due to the greater computational complexity.
Woh et al. also arrive at diﬀerent conclusions concerning the scalability of FFT and LDPC
decoding than this thesis. [WLS+08b] claims that the SIMD width should be increased
to the FFT size, while the LDPC decoder can process at most z elements in parallel.
In chapter 4, it is shown that the FFT size should be at least twice the SIMD width
for radix-2 FFTs. Chapter 6, which describes the LDPC decoder implementation, shows
that LDPC decoding may also be eﬃciently done for SIMD widths greater than z, yet a
diﬀerent implementation is required than for SIMD widths less than or equal to z.
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The requirements of 4G wireless systems are deﬁned by the ITU [Rep08] under the identi-
ﬁer International Mobile Telecommunications-Advanced (IMT-Advanced). IMT-Advanced
deﬁnes a target data rate of 100Mbps for high and 1Gbps for low mobility environments.
The key technologies that may enable these data rates are orthogonal frequency division
multiple access (OFDM-A), multiple-input, multiple-output (MIMO) transmission and
forward error correction (FEC) coding with turbo codes and LDPC codes.
The future Long Term Evolution-Advanced (LTE-Advanced) standard [Tec09a] is the ﬁrst
candidate for an IMT-Advanced standard and targets a downlink peak data rate of 1Gbps
and an uplink peak data rate of 500Mbps. LTE-Advanced is based on the pre-4G Long
Term Evolution (LTE) standard [Tec09b], which supports up to 4 × 4 MIMO and uses
OFDM-A for downlink and single-carrier frequency division multiple access (SC-FDMA)
for uplink transmission. FEC coding is done by convolutional codes and Turbo codes.
The other major pre-4G wireless transmission standard, Worldwide Interoperability for
Microwave Access (WiMAX, IEEE 802.16) [IEE09b], is also based on MIMO-OFDM and
optionally supports LDPC codes. Hence, a MIMO-OFDM system with turbo or LDPC
codes for channel coding can be identiﬁed as the probable foundation for the physical layer
processing of future IMT-Advanced compliant transmission standards. Below, the most
important tasks in a MIMO-OFDM system are established.
2.4.1 MIMO-OFDM system model
OFDM is a block modulation scheme that converts a frequency-selective channel into
many frequency ﬂat sub-carriers [SBM+04, B06]. The sub-carriers are orthogonal in time
domain, yet overlap in frequency domain, which leads to a good bandwidth eﬃciency.
OFDM is realized by an IFFT at the transmitter and an FFT at the receiver. In a
MIMO-OFDM system, OFDM block modulation is used for multiple transmit antennas
and the receiver applies multiple receive antennas. A block diagram of a MIMO-OFDM
system is displayed in ﬁgure 2.12.
From a complexity point of view, the receiver side is the most demanding part of the
physical layer in a MIMO-OFDM system. The major tasks that have to be performed
at the receiver are the OFDM demodulation by an FFT, the detection of the most likely
transmitted MIMO symbols (MIMO detection), the decoding of the FEC code (e. g. a
turbo or LDPC code), time synchronization, frequency oﬀset estimation and correction,
and the estimation of channel parameters (i. e. channel matrix and SNR) [SBM+04].
Time synchronization, frequency oﬀset estimation and correction, and channel estima-
tion are usually performed using a preamble consisting of one or several training se-
quences [SBM+04]. Once the necessary parameters have been computed, the receiver
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Figure 2.12: Block diagram of transmitter and receiver in a MIMO-OFDM system
tracks changes for the duration of a frame, e. g. using pilot signals. None of these tasks
depends on the incoming data.
OFDM demodulation, MIMO detection, and FEC decoding are tasks that have to be
performed continuously on the incoming data, with the throughput requirements deﬁned
by the data rate of the MIMO-OFDM system. Hence, the computational complexity
of the receiver is mostly deﬁned by these three tasks. Therefore, OFDM-based block
(de-)modulation, MIMO detection, and LDPC decoding have been selected to assess the
potential performance  and the limitations for SIMD processing  of MIMO-OFDM
systems on an SIMD-based SDR processor platform.
LDPC codes and turbo codes both can achieve error rates close to then Shannon limit.
Yet, LDPC codes have an asymptotically better performance than turbo codes and enable
trade-oﬀs between decoding complexity and performance [RSU01, RU01]. Furthermore,
LDPC decoding algorithms are well suited for parallel processing. Therefore, LDPC de-
coding has been investigated instead of turbo decoding.
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MIMO symbol detection is performed based on sphere decoding, because sphere decoding
algorithms oﬀers an excellent BER performance (close to the optimum maximum likeli-
hood solution). Furthermore, the high computational complexity of sphere decoding is a
challenge for any baseband processing architecture.
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Chapter 3
Scalable SIMD processor architecture
This chapter focuses on the development of a scalable SIMD processor architecture for
SDR applications. The scalable SIMD processor architecture is described and design
decisions are explained. Furthermore, the modeling in LISA and the methodology for
evaluating the scalability of the architecture are explained. The scalable architecture has
been synthesized and simulated for four diﬀerent SIMD vector widths  ranging from 128
bits to 1024 bits per vector  and four diﬀerent permutation network conﬁgurations.
In section 3.1, design decisions for the scalable SIMD processor architecture are explained.
The architecture is developed based on an analysis of baseband algorithms that have been
implemented on the EVP [vHM+04, vHM+05, SVPG+10]. Following the description of
the processor architecture, section 3.2 explains the processor modeling using the LISA
language [HNBM01, Hof02, L04, PHZM99, Pee02]. After brieﬂy introducing LISA, mod-
eling issues for scalable SIMD models are described and a solution based on the GNU
M4 [SPVB08] macro language is proposed. The section concludes with a discussion of
the eﬀectiveness of LISA for the development of large SIMD processors. The following
section (section 3.3) brieﬂy discusses an alternative for LIW SIMD architectures based on
vertical-horizontal vector operations [GZYC86]. Section 3.4 explains the methodology used
for analyzing area, power, and performance of the diﬀerent instances of the scalable SIMD
processor architecture. The used tools and technologies are described and limitations of
the methodology are explained.
3.1 Development of the SIMD processor architecture
based on algorithm requirements
The development of any processor architecture requires many design decisions. Instruction
set and data type support have to be deﬁned, register ﬁles must be dimensioned, and other
features have to be deﬁned as well. These decisions are not arbitrary and require careful
consideration of the hardware complexity and, especially, the demands of the algorithms
that shall be mapped on the processor architecture.
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Hence, as a ﬁrst step towards the development of a scalable SIMD processor architecture
for SDR, the requirements of typical baseband algorithms have been identiﬁed. For this
purpose, baseband algorithms that have been implemented on the EVP during a research
project in cooperation with Nokia Siemens Networks were analyzed. Aspects such as
typical word lengths, data types, useful instructions, conditional execution of operations,
instruction level parallelism (ILP), register ﬁles, and support for permutation operations
have all been considered. The implemented baseband algorithms that are the basis of the
analysis are listed below:
• A linear minimum mean squared error (LMMSE) chip equalizer for single input,
multiple output (SIMO) W-CDMA with two receive antennas and two times over-
sampling at the receiver [WBAHS08b, WBAHS09]
• A spreader for HSDPA, which comprises the modulation mapping, coding by chan-
nelization and scrambling codes, and the combining of diﬀerent control and data
channels [Tec07, WBAHS08b, WBAHS09]
• Matrix algorithms for MIMO OFDM systems [SM06]: QR decomposition, singular
value decomposition (SVD) and the QRD-M algorithm for MIMO symbol detection
• Radix-2 and mixed-radix FFTs for single carrier frequency division multiple access
(SC-FDMA) and orthogonal frequency division multiple access (OFDM-A) in LTE
[WBAHS08a]
In the following, the results of the algorithm analysis are presented. Based on this analysis,
the scalable SIMD processor architecture has been developed.
In section 3.1.1, word lengths and data types are evaluated. The next section evaluates
instructions and conditional execution modes that are useful for the considered baseband
algorithms; based on the evaluation, the instruction set of the processor architecture is
deﬁned and instructions are mapped on processing units. Sections 3.1.3 and 3.1.4 discuss
instruction level parallelism and the dimensioning of the register ﬁles. In section 3.1.5,
alternatives for the vector permutation network are discussed. Section 3.1.6 lists further
DSP features that have been implemented and summarizes the features of the scalable
SIMD processor architecture.
3.1.1 Word lengths and data types
A precision of 16 bits is adequate for the majority of considered algorithms. Some algo-
rithms  for example the chip equalizer algorithm for SIMO W-CDMA  beneﬁt from
an increased precision for intermediate results of multiply-accumulate (MAC) operations.
However, after accumulation, the result may usually be reduced to a 16 bit word length
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without distorting the output of the whole algorithm. In some cases, an even smaller pre-
cision than 16 bits is possible. For example, the spreading operation in HSDPA, as well
as the LDPC decoder presented in chapter 6, beneﬁt from 8-bit data types  allowing a
higher memory density and twice the SIMD parallelism of an implementation with 16-bit
data types.
To avoid erroneous behavior due to overﬂow  in case of two's complement data, a wrap
around between positive and negative numbers  saturation arithmetic can be applied.
Furthermore, truncation errors for multiplication operations can be reduced by added
support of rounding.
Most baseband algorithms operate on complex I/Q data with mostly pure fractional data
values. Hence, next to integer data types, baseband processor architectures usually sup-
port Q.15 ﬁxed-point data (one sign bit and 15 fractional bits) to accommodate these
requirements. The overhead for supporting two data types (integer and ﬁxed-point) is
low, as most arithmetical operations (e.g . addition, subtraction) produce the same binary
result for ﬁxed-point and integer inputs. Only multiplication and MAC operation require
diﬀerent behavior for integer and ﬁxed-point data (diﬀerent output bit positions).
On a SIMD vector architecture, consecutive data elements occupy consecutive vector ele-
ments. Hence, special treatment of complex data values, where a pair of consecutive ele-
ments represents imaginary part and real part of a complex number, is expedient. Again,
this only concerns the behavior of complex-valued multiplication and complex-valued MAC
operation.
Based on these observations, the arithmetic data types presented in table 3.1 have been
selected and implemented. All scalar and vector processing units support 16-bit data in
general-purpose scalar or vector registers. The vector MAC unit (VMAC) also supports 40-
bit values in a special vector accumulator register ﬁle (according to the deﬁnition in ﬁgure
3.1). Furthermore, the VMAC supports complex-valued data vectors, where imaginary
and real parts are stored consecutively in pairs of vector elements. Although support of
8-bit data types is useful, a limitation to 16-bit operations, with additional support for 40-
bit accumulation, signiﬁcantly reduces the complexity of the SIMD processor architecture.
3.1.2 Instruction set
The instruction set of the scalable SIMD processor architecture can be divided into in-
structions on the scalar processing units and instructions on the vector processing units.
The analysis of algorithms on the EVP shows that scalar processing is necessary for two
purposes: control ﬂow operations and the calculation of scalar parameters that are later
broadcasted to vectors. In rare cases, access to single vector elements (for setting or read-
ing one value at a time) is required. The vector data path requires arithmetical instructions
(addition, subtraction, negation, multiplication, MAC), as well as comparison and maxi-
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Table 3.1: Supported basic arithmetic data types
Word length Data format Saturation Rounding Description
support support
16 bits integer X default integer data type
1 bit Boolean Boolean data type
16 bits Q.15 X X default ﬁxed-point data type
16+16 bits Q.15 X X complex-valued ﬁxed-point data
type using consecutive vector el-
ements for imaginary and real
part
40 bits Q8.31 X X accumulator data type for multi-
plication and MAC operation
40+40 bits Q8.31 X X complex-valued accumulator
data type
mum/minimum instructions on pairs of data vectors for sorting (e. g. for MIMO detection
and channel decoding). Furthermore, shift instructions for scaling and instructions for de-
termining a shift distance (e. g. by calculating leading bits for two's complement data) are
useful. Permutation instructions are required to perform a reordering of vector elements
and are elaborated in more detail in section 3.1.5.
Next to these basic requirements on the instruction set, instructions and processing units
that accelerate one or several applications are implemented in most SIMD-based pro-
cessor architectures [vHM+05, MG08, SVPG+10, WLS+08a]. Examples for application
independent specialized operations, which can be accelerated, are division, square root,
and reciprocal square root. For example, a reciprocal square root is required for the QR
matrix decomposition [GVL96], which is utilized in diﬀerent MIMO algorithms, such as
the sphere decoder in chapter 5. An example for a specialized processing unit that ac-
celerates some algorithms is the EVP's intra vector unit (IVU, see section 2.3.1). This
processing unit supports minimum and maximum search over all elements of one data
vector and summation of vector elements. For example, the QRD-M MIMO detection al-
gorithm (section 5.2) beneﬁts from minimum search support for the detection of the most
likely transmitted symbols. Although there is a potential performance gain from these
specialized instructions and processing units, the focus of this thesis is on the analysis
and assessment of the beneﬁt of an increased SIMD vector width and not the design of
accelerators. Therefore, neither specialized instructions nor processing units have been
considered during the design of the scalable SIMD processor architecture.
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Figure 3.1: Deﬁnitions of arithmetic data types
As an alternative to branch-based control ﬂow, conditional instruction execution enables
the conditional execution of an instruction based on the value of a Boolean condition reg-
ister. If the value of the condition is true, the instruction is executed normally; otherwise,
the instruction does not execute and the value of the destination register is left unchanged.
Conditional instruction execution of SIMD operations can either be performed using scalar
conditions  referred to as predicated execution or predication  or on an element-by-
element basis using a condition vector. This case is denoted as masked execution or
masking, as  depending on the values of the condition mask  some elements of the
destination vector are updated with newly computed values, while the remaining elements
are left unchanged. Predicated execution is commonly used in processor architectures that
support instruction level parallelism (ILP, see section 3.1.3), because predication allows
avoiding conditional control ﬂow, which in turn limits ILP. Masked execution is useful for
any kind of SIMD processor architecture as it allows more ﬂexibility during the algorithm
design by enabling the vectorization of conditional code. Furthermore, masking enables to
exclude some SIMD vector elements from a computation. Hence, the SIMD vector length
can be temporarily decreased.
The EVP supports masking and predication for most vector operations and predication
for most scalar operations  enabling to evaluate the implemented algorithms for use
cases of masking and predication. Furthermore, the EVP supports a so-called conditional
add/subtract operation, which performs addition for mask element value true and sub-
traction otherwise. The evaluation showed that predicated execution is never used for
SIMD vector operations. The only use cases are the calculation of scalar parameters and
conditional pointer updates. Masked execution is used for permutation operations during
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the calculation of radix-2 and mixed-radix FFTs (see chapter 4), as well as for masked
arithmetical operations. The conditional add/subtract operation is repeatedly used in the
HSDPA spreader.
Based on the analysis, six vector and ﬁve scalar processing units have been implemented
in the scalable SIMD processor architecture. The processing units and their supported
Table 3.2: Vector processing units and supported operation types
Processing unit Abbrev- Masking Description of operation types
iation
Vector arithmetic logic unit VALU X arithmetical and logic op-
erations including shift,
comparison and conditional
add/subtract
Mask arithmetic logic unit MALU logic operations on vector
masks
Vector multiply-accumulate unit VMAC X multiplication, MAC; accumu-
lator & complex-valued data
types
Vector load/store unit VLSU memory access,address updates
Vector permutation unit VPU X vector permutations on a vector
permutation network
Vector move unit VMU move operations for masks / ac-
cumulator registers
Scalar exchange unit SXU vector element access, scalar
broadcast
operation types are listed in tables 3.2 and 3.3. As predicated execution is not necessary
for vector processing units, only the scalar ALU and scalar MAC support predication. The
VALU, VMAC and VPU support masking for all operations; the VALU also includes the
special conditional add/subtract operation. The VMAC supports both complex-valued
data types and 40-bit accumulator data types for intermediate results with increased pre-
cision. Most vector and scalar operations are designed for single cycle latency as dis-
played in table 3.4. Exceptions are control ﬂow operations, memory access operations,
and complex-valued multiplication and MAC operations. In table 3.4, the initiation inter-
val of an operation is deﬁned as the minimum interval between starting the execution of
one operation and starting another operation on the same unit. Hence, operations with
an initiation interval of one cycle can be started every clock cycle. The complex-valued
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Table 3.3: Scalar processing units and supported operation types
Processing unit Abbrev- Pred- Description of operation types
iation ication
Scalar arithmetic logic unit ALU X arithmetical and logical opera-
tions including shift and compar-
ison
Predicate arithmetic logic unit PALU logic operations on Boolean pred-
icates
Scalar multiply-accumulate unit MAC X multiplication, MAC
Scalar load/store unit LSU memory access,address updates
Branch control unit BU branches, zero-overhead loops
multiplication and MAC operations have an initiation interval of two clock cycles, as the
computation is split into two parts in two consecutive clock cycles (see equation (3.1)),
but the same multipliers are used in both clock cycles to reduce the hardware overhead.
Re {a · b} = Re {a} · Re {b} − Im {a} · Im {b} (3.1)
Im {a · b} = Re {a} · Im {b}︸ ︷︷ ︸
cycle 1
+ Im {a} · Re {b}︸ ︷︷ ︸
cycle 2
Branch and loop operations have an initiation interval equal to the instruction latency,
because only one control ﬂow operation can be processed at a time.
Table 3.4: Latencies of scalar and vector instructions measured in clock cycles
Operation type On unit Latency Init. interval
Load/store operations VLSU, LSU 3 1
Complex-valued multiplication/ MAC VMAC 2 2
Branch operation BU 4 4
Zero-overhead loop BU 4 4
Other operations all units 1 1
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3.1.3 Instruction level parallelism
The term instruction level parallelism (ILP) is used for processor architectures that are
able to issue multiple instructions per clock cycle. On a SIMD architecture, ILP support
may hide the overhead for memory access and vector permutations. Furthermore, ILP can
improve the resource utilization of the SIMD processing units.
In principle, architectures that support ILP can be classiﬁed into superscalar and long
instruction word (LIW) or very long instruction word (VLIW) architectures, with explic-
itly parallel instruction computing (EPIC) and dynamic VLIW as hybrid types [Smo02].
Superscalar architectures perform all control tasks for issuing multiple instructions in par-
allel in hardware. The control tasks are the grouping of independent instructions, which
potentially can execute in parallel without interfering with each other, the assignment
of instructions to functional units (FUs), and the actual initiation of instructions. On a
LIW or VLIW architecture, all these tasks have to be performed by the programmer or
 if available  compiler. The diﬀerence between LIW and superscalar architectures is
illustrated in ﬁgure 3.2. LIW and VLIW architectures only diﬀer in the number of issued
parallel instructions  with no clear deﬁned boundary between both terms; the term
VLIW has been introduced by Fisher in 1983 [Fis83].
Instruction grouping
Code generation
Assignment to FUs
Initiation timing
Instruction grouping
Assignment to FUs
Initiation timing
Compiler/Programmer Hardware
superscalar
LIW
Execution
Figure 3.2: Visualization of ILP architectures based on [Smo02]. Superscalar architectures
perform all control tasks for instruction parallelization in hardware, while LIW
architectures require these tasks to be done by the programmer or compiler.
Due to the hardware overhead of superscalar architectures, only LIW and VLIW archi-
tectures are of interest for modern signal processors. Compared to sequential processor
architectures, LIW architectures require additional register ﬁle ports to support several
functional units and wider instructions that contain multiple slots with operations on dif-
ferent units. In a ﬁxed-length LIW architecture (ﬁgure 3.3 on the left-hand side), slots
simply occupy consecutive segments of the instruction word. Although the instruction
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decoding for such an architecture is of low complexity, the code size signiﬁcantly grows if
not all available slots can be ﬁlled with useful operations. If no useful operation can be
scheduled in a slot, the slot has to be ﬁlled with a no-operation (nop). Variable-length
LIW architectures avoid this issue by explicitly encoding the number of used slots in the
instruction. The number of slots can be deﬁned by a header or by diﬀerential encoding of
slots (see ﬁgure 3.3 on the right-hand side). Diﬀerential encoding requires one additional
stop bit for each slot except for the last one. The value of the stop bit deﬁnes whether
another slot follows the current slot or the current slot is the last slot. The code word
length can be further reduced by applying code compression techniques, for example based
on Huﬀman codes [WC92, BNW98], Markov models [XWL02, XWL06], or lookup tables
[RS03]. Due to the complexity of these code compression techniques, they have not been
considered for the proposed scalable SIMD processor architecture.
slot 4 slot 3 slot 2 slot 1
fixed-length LIW
nop nop nop nop
0N2N3N4N bit
slot 4 slot 3 slot 2 slot 1
variable-length LIW with differential encoding
0N+12N+23N+34N+4
stop bit
nop
worst case: only nops 
Figure 3.3: Fixed-length and variable-length LIW encoding examples for a LIW architec-
ture with four slots
As mentioned above, LIW architectures also require an increased number of register ﬁle
ports to support multiple functional units in parallel. Both area and power consumption of
a register ﬁle with p ports have an asymptotic complexity of O (p2) [RDK+00] (see section
3.1.4). Hence, the maximum number of LIW slots should be set to a moderate value to
limit the number of ports.
In order to select an appropriate number of instruction slots, the algorithm implementa-
tions on the EVP have been analyzed. The EVP supports up to six vector and four scalar
operations in one VLIW instruction. Yet, the average number of parallel operations per
instruction is signiﬁcantly smaller than that for all considered algorithms. The results of
the analysis are depicted in table 3.5. The results show the best known implementations
of these algorithms. For the radix-2 FFT, similar results have been obtained by other
researchers [SM06].
The average number of parallel operations per instruction Npar. ∅ and the peak value
Npar. peak have been measured for the inner loops of algorithms. Furthermore, the resource
utilization values of both SIMD arithmetic units (RVALU and RVMAC) have been calculated.
Resource utilization describes the relative amount of time the unit has been active. 1 The
1The resource utilization excludes data movement operations, which do not perform useful computations.
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resource utilization indicates if a speedup is possible. If any processing unit is utilized all
the time, no speedup by LIW is possible without adding further processing units of the
same type.
Table 3.5: Measured ILP on the EVP for inner loops of baseband algorithms
Measured kernel Npar. ∅ Npar. peak RVALU RVMAC
3 radix-2 FFT stages
(with permutations)
3.654 5 92.33% 61.54%
3 radix-2 FFT stages
(without permutations)
2.808 5 92.33% 92.33%
Radix-3 FFT stage 2.467 5 66.67% 93.33%
Radix-6 FFT stage 2.045 4 72.73% 72.73%
Radix-5 FFT stage 2.619 6 61.90% 85.71%
W-CDMA channel estimation 2.600 6 15% 100%
HSDPA channel combiner 2.542 5 25% 58.33%
HSDPA sub frame generation 3.625 5 100% (CGU) 100%
On average, all measured inner loops achieve between two and four parallel operations
per instruction. Except for the HSDPA channel combiner, all inner loops achieve maxi-
mum resource utilization values close to or equal to 100 percent. The HSDPA sub frame
generation kernel does not use the VALU; however, the CGU is active all the time.
Based on these results, the scalable SIMD processor architecture was designed as a LIW
architecture with four parallel slots per instruction, which is more than all achieved values
for Npar. ∅. The peak number of parallel operations has only been achieved for one or two
cycles in each loop, this suggests that similar performance can be achieved by moving one
(or two) operations into subsequent instructions. Hence, a slot number smaller than the
peak number of parallel operations has been selected. A variable-length LIW encoding
based on diﬀerential encoding has been chosen to guarantee a small code size. The imple-
mentation is based on design examples in [CoW09b]. The number of ports for the register
ﬁles will be discussed in the following section.
The instructions are encoded with a slot size of 24 bits and a variable instruction word
length between 24 and 96 bits. The implemented slot encoding formats for the diﬀerent
operation types are displayed in ﬁgure 3.4.
40
3.1 Development of the SIMD processor architecture based on algorithm requirements
023 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Binary 16-bit operations
Bit positions
opcode cond w
en
opcode dst src cond w
en
opcode dst w
en
src2 src1
Unary 16-bit operations 
Comparison operations
opcode dst w
en
src2 src1
Binary 1-bit operations
opcode dst w
en
immediate
Move immediate operations
opcode ptr src/dst
Load/store operations
opcode ptr src/dst
1
0
immediate
ofs_reg
opcode cond
Branch/call operations
branch_address1
0opcode cond dst_reg
opcode imm./reg
Hardware loop operations
loop_end_address
opcode dst src
Moves between register files
opcode src
Unary 1-bit operations
dst
dstsrc2 src1
don’t care bit don’t care or register address wen writeback enable bit
V
a
r
ia
b
le
-l
e
n
g
th
 L
IW
 s
lo
t 
s
to
p
 b
it
Permutation operations (single-vector network /double-vector network)
opcode dst w
en
pattern condsrc
opcode dst w
en
pattern condsrc
Figure 3.4: Encoding of 24-bit slots: The ﬁrst bit contains the diﬀerential encoding of the
instruction length, the remaining bits contain the instruction.
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3.1.4 Register ﬁles
The register ﬁles (RFs) of a SIMD architecture require a signiﬁcant amount of the total
energy and area. Lin et al. [LLW+06] report that 7 percent of the area of SODA are needed
for the SIMD register ﬁle (16 × 512 bit); the SIMD register ﬁle consumes 37 percent of
the total power for W-CDMA (2Mbps) and 27 percent for 802.11a (24Mbps). Hence, a
careful dimensioning of the register ﬁles is necessary.
The area, the delay, and the power consumption of a register ﬁle depend on the number of
registers Nreg and the number of register ports p. According to register ﬁle models based
on Rixner et al. [RDK+00], the area of a register ﬁle has an asymptotic complexity of
O (Nreg · p2), the delay of a register ﬁle with a large number of ports has a complexity
of O (√Nreg · p), and the power dissipation of a register ﬁle with many ports grows as
O (Nreg · p2). Area, delay, and power dissipation can be reduced by using hierarchical,
distributed, or streaming register ﬁles [RDK+00]. However, these optimizations are beyond
the scope of this thesis.
The most important register ﬁle is the general-purpose SIMD register ﬁle, which is accessed
by the vector arithmetic units (VALU and VMAC). In the following, design decisions for
this register ﬁle are discussed. The number of read and write ports pr and pw depends
on the number of LIW slots (see section 3.1.3) and the port requirements of functional
units. pr and pw can be reduced by sharing ports between functional units. Yet, this
technique prevents the parallel execution of these units. An analysis of algorithms on the
EVP showed that vector element permutations and scalar element access or broadcast
operations very seldom occur in the same clock cycle. Hence, the ports of the VPU and
SXU are shared. Altogether, the port requirements of the SIMD units are as follows:
• Two read ports and one write port for the VALU
• Three read ports and one write port for the VMAC
• One read and one write port for the VLSU
• One read and one write port shared for VPU and SXU if a single-vector permutation
network is utilized (see section 3.1.5) / two read and two write ports shared for VPU
and SXU if a double-vector permutation network is utilized
Figure 3.5 shows the connections between the general-purpose SIMD register ﬁle and the
SIMD units. Assuming a single-vector permutation network, which operates on one input
vector and generates one output vector, seven read and four write ports are required for
the register ﬁle. A double-vector permutation network supports permutations on pairs of
vectors. Therefore, a double vector permutation network requires one additional read port
and one additional write port, as illustrated by the dashed arrows in ﬁgure 3.5.
42
3.1 Development of the SIMD processor architecture based on algorithm requirements
General purpose SIMD
register file
VALU VMAC VLSU VPU/SXU
read write
register read
additional register read
(double-vector network)
register write
additional register write
(double vector network)
Figure 3.5: Read/write connections between the general-purpose SIMD register ﬁle and
the SIMD units
The number of registers Nreg has been selected based on the algorithm requirements: Nreg
should be suﬃcient to avoid bottlenecks for spilling values to memory, but the register
ﬁle also should not be too large. As a rule of thumb, Rixner et al. [RDK+00] claim that
four registers are needed per ALU and per cycle of memory latency for a LIW processor.
However, the actual number of required registers depends on the processed algorithms.
The algorithm implementations on the EVP have been analyzed to identify the register
demands of the algorithms. The vector register ﬁle of the EVP contains 16 registers.
Except for a pair of loops in the 1024-point and 256-point FFT implementations2, the
performance of all implemented algorithms is not dominated by memory access due to a
lack of registers. Hence, 16 vector registers are apparently suﬃcient. On the other hand, a
reduction of the number of registers to eight would signiﬁcantly degrade the performance
as demonstrated by the exemplary discussion of radix-2 FFT loops below.
One radix-2 butterﬂy operation requires two input operands (which are stored in vectors)
and (at most) one twiddle factor operand. As consecutive radix-2 butterﬂy stages operate
on diﬀerent input operands, four input operands (and twiddle factor operands) need to
be available for computing two consecutive radix-2 butterﬂy stages without spilling data
to memory. Correspondingly, eight input operands (and twiddle factor operands) need
to be available for grouping three radix-2 butterﬂy stages together (see ﬁgure 3.6). Each
radix-2 stage requires one operation per vector operand on the VMAC3 and on the VALU,
while memory access always requires two operations (one load and one store operation) per
2These loops contain the processing of two consecutive radix-2 FFT stages and require memory access
for loading twiddle factors on the ﬂy.
3Here, one complex-valued multiplication that occupies the VMAC for two clock cycles is counted as two
operations.
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vector. Table 3.6 summarizes the impact of the number of registers Nreg on the grouping of
radix-2 butterﬂy stages: if only eight registers are available, the same number of operations
is necessary for arithmetic operations as for loading and storing data vectors. If vectors
containing twiddle factors need to be loaded from memory, the performance is dominated
by memory access. For Nreg = 16, three radix-2 butterﬂy stages can be grouped together,
improving the ratio of arithmetic to memory access operations. Hence, memory access for
reading twiddle factor vectors can be hidden by arithmetic operations, which are executed
in the same clock cycle during the LIW execution. An increase to 32 registers further
improves the ratio of arithmetic to memory access operations, yet there is no performance
gain.
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Figure 3.6: 8-point decimation in frequency (DIF) FFT
Table 3.6: Evaluation of the grouping of radix-2 butterﬂy stages for diﬀerent Nreg. Smax
denotes the maximum number of consecutive radix-2 butterﬂy stages without
spilling to memory; Nvec describes the number of vectors for the FFT operands
needed to achieve Smax.
Nreg Smax Nvec VALU/VMAC operations Memory operations
8 2 4 8+8 8 + twiddle loads
16 3 8 24+24 16 + twiddle loads
32 4 16 64+64 32 + twiddle loads
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Based on the analysis above, the general-purpose SIMD register ﬁle (RF) has been im-
plemented with 16 registers. Similar optimizations of register ﬁle sizes, as well as port
sharing, have been done for the other register ﬁles. The attributes of the implemented
register ﬁles are summarized in table 3.7. Most register types support bypassing to avoid
read accesses and to speedup algorithms. Furthermore, the write back to the register ﬁle
can be disabled for some register types on some processing units to reduce register ﬁle
power. In this case, the computed result is only available via bypassing.
Table 3.7: Register ﬁles in the scalable SIMD processor architecture. Nbit and Nreg denote
the register bit-width and the number of registers in the register ﬁle, respec-
tively. For SIMD register ﬁles, Nbit denotes the width of one element of the
distributed register ﬁle. The number of read and write ports is described by pr
and pw. The size of the permutation pattern registers depends on the permu-
tation network and the SIMD width and is not listed. BYP denotes bypassing
support and dis. WB describes optionally disabled write back.
Register ﬁle description Nbit Nreg pr pw BYP dis. WB
General-purpose SIMD RF:
single-vector perm.
16 16 7 4 X X
General-purpose SIMD RF:
double-vector perm.
16 16 8 5 X X
SIMD accumulator RF 40 2 2 2 X X
Vector mask RF: single-vector perm. 1 8 5 2 X X
Vector mask RF: double-vector perm. 1 8 6 2 X X
Permutation pattern RF special 8 1 1
General-purpose scalar RF 16 16 9 5 X X
Scalar predicate RF 1 8 3 1 X X
Pointer RF 16 8 2 3 X
Range, base RFs for modulo addressing 2 · 16 2 2 1
Pointer oﬀset RF 16 8 2 1 X
3.1.5 Permutation networks
SIMD processor architectures require permutation networks to support a reordering of
vector elements. However, various types of permutation networks exist [Wak68, GL73,
SS78, SMPTM79, Sie79, Par80, Pea77, Dal90, RMR+07]. These networks diﬀer in com-
plexity, topology, and the number of required operations to perform a desired permutation.
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As the permutation network should support the permutations that are required for the
considered signal processing algorithms, permutations that occur frequently have been
identiﬁed. These permutations should require only one permutation operation so that the
permutation network does not become a performance bottleneck. Furthermore, frequently
occurring permutations should be supported by special instructions that provide the nec-
essary control signals for the permutation network. Otherwise, the performance would be
limited by memory access for loading complex permutation patterns for each permutation
operation.
An analysis of algorithm implementations on the EVP shows that the FFT frequently
requires butterﬂy permutations on pairs of vectors [WBAHS08a]. The W-CDMA and
HSDPA implementations [WBAHS08b, WBAHS09] also require butterﬂy permutations
for FFTs and rotations of vector elements. Furthermore, the W-CDMA implementation
requires a reversal of the ordering of vector elements, but this permutation does not occur
frequently. A vector element rotation is also necessary for the decoding of quasi-cyclic
LDPC codes (see section 6). Based on these results, the permutation network should
directly support rotation and butterﬂy permutations. As the FFT requires permutations
on pairs of vectors, permutation networks with diﬀerent widths, i. e. one or two vectors,
should be considered.
In principle, there are three relevant classes of permutation networks for SIMD processor
architectures: crossbar networks, multi-stage interconnect networks (MINs), and single-
stage networks. Single-stage networks only support a very limited number of permutations;
more complex permutation operations require multiple consecutive permutations. Hence,
this class of networks has not been considered for implementation.
Crossbar networks
Crossbar networks oﬀer the greatest ﬂexibility of all permutation networks; they can per-
form arbitrary permutations in one step. A crossbar network connects all inputs to all
outputs in a two-dimensional layout (e.g. inputs in horizontal and outputs in vertical
direction). The connections can be realized either by multiplexers or by using one trans-
mission gate for each crosspoint [DOW96, DWWO96]. A transmission gate based scheme
for a 4×4 crossbar is displayed in ﬁgure 3.7. Both schemes have an asymptotic complexity
of O (N2SIMD) for an NSIMD-input network.
According to Dutta et al. [DOW96], transmission gate based crossbars should only be
considered for small networks with at most 16 inputs; for larger designs, the performance
is very poor. In the worst-case scenario, one input is broadcasted to all outputs; hence,
one input driver has to overcome the capacitance of many outputs, which limits the perfor-
mance for large network sizes. Furthermore, the area may almost grow with O (N3SIMD) due
to the signiﬁcant impact of control lines. Hence, crossbar realizations using log2 (N) : 1
multiplexers for each output should be used for larger networks [DOW96]. Woh et al.
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transmission gate
Figure 3.7: 4× 4 crossbar network based on transmission gates
[WSM+09] proposed an implementation of crossbar networks based on SRAM cells, which
can reduce the power consumption of wide crossbar networks.
As crossbars directly map inputs on outputs, the control signal generation is simple. Hence,
specialized butterﬂy and/or rotation instructions can be implemented with negligible over-
head. A crossbar network can be further optimized for speciﬁc applications by removing
crosspoints [RMR+07] if the full ﬂexibility is not needed.
Multi-stage interconnect networks
MIN-based permutation networks consist of multiple consecutive permutation stages
[dB87, SS78, SMPTM79, Sie79, Par80, Pea77], with each stage performing permutations
on pairs of inputs. A network for NSIMD inputs requires log2 (NSIMD) stages, each con-
sisting of NSIMD/2 switching elements with two inputs and two outputs.4 Two-function
switching elements support swapping the inputs or simply forwarding inputs to outputs
without a permutation. Four-function switching elements also allow broadcasting one of
the inputs. The outputs of one stage of switching elements are the inputs of the next
stage. Due to the multi-stage structure, the delay of MINs is proportional to the number
of stages log2 (NSIMD).
The network topology describes how switching elements in consecutive stages are connected
to each other with diﬀerent topologies referenced in literature (e. g. [SS78, Sie79]). Figure
4The term interchange box is also used instead of switching element.
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(a) Indirect binary n-cube network topology
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(c) Butterﬂy network topology
Figure 3.8: Three MIN topologies based on cube network (a), Omega network (b) and
butterﬂy network (c) for a network with three stages and eight input values
[SS78, Sie79]
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3.8 displays three commonly used network topologies: an indirect binary n-cube network,
an Omega network, and a butterﬂy network. In an indirect binary n-cube network [Pea77],
inputs that only diﬀer in the i-th bit are connected to the same switching element in
stage i. In case of a three-stage network, this can be visualized by a cube with vertices
representing inputs and edges in diﬀerent dimensions representing the switching elements.
An Omega network consists of multiple consecutive perfect shue permutation stages.
A perfect shue operation interleaves the lower and upper half of inputs. A butterﬂy
network performs butterﬂy permutations with decreasing block widths in each stage. The
Omega and butterﬂy networks have the same topology. The Omega network in ﬁgure 3.8b
can be redrawn as in ﬁgure 3.8c by exchanging the positions of switching elements F and
G. Butterﬂy and cube network have isomorphic topologies that only diﬀer in the ordering
of stages, i. e. an indirect binary n-cube network is also an inverse butterﬂy network.
[Par80, SS78, Sie79] show that the diﬀerent networks are also functionally equivalent.
As there is only one path from each input to each output5, MINs support a limited number
of permutations. For example, the n-cube network cannot map inputs 6 and 7 on outputs 2
and 4 at the same time, because both paths go through the upper output of switching ele-
ment D (see ﬁgure 3.9). Arbitrary permutations require multiple consecutive permutation
operations. According to Parker [Par80], any permutation of NSIMD values can be realized
with min (6, log2 (NSIMD)) passes through an Omega network. Alternatively, a concatena-
tion of a butterﬂy and an inverse butterﬂy network with 2 log2 (NSIMD) − 1 stages allows
arbitrary permutations with NSIMD · log2 (NSIMD) − NSIMD/2 switching elements. Such a
network topology is denoted as a Bene² network [Ben65, Bhu09]. Waksman [Wak68] also
demonstrated that the number of switching elements could be further reduced. However,
Bene² networks have almost the double delay of an Omega or cube network. Hence, this
type of network has not been considered.
All MINs support butterﬂy permutations and rotation operations [SS78, Sie79]. Butterﬂy
permutations simply require setting one complete stage of switching elements to swapping
inputs. Hence, the control signal generation is simple. Hilewitz and Lee [HL07] developed
a recursive algorithm with low complexity for determining the control bits for rotation
operations on butterﬂy and inverse butterﬂy networks. Here, inverse butterﬂy networks
have a small speed advantage, because the control signals can be calculated in parallel
to the permutation stages. This is possible as the ﬁrst stage of the control algorithm
generates control bits for the ﬁrst stage of an inverse butterﬂy network. The control bits
for the ﬁrst stage of a butterﬂy network however are only available after the last stage of
the control algorithm.
5This property deﬁnes the networks as banyan networks [GL73].
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Figure 3.9: Example demonstrating the limited permutation support of MINs. Here, in-
puts 6 and 7 shall be mapped on outputs 2 and 4. Yet, a conﬂict in switching
element D occurs, because only one input can be mapped on the upper output.
Conclusions on permutation network support
As all presented MINs are functionally and topologically equivalent, there is no need to
implement (and compare) multiple of these networks. Due to the advantages concerning
the generation of control signals, an inverse butterﬂy network (or indirect binary n-cube
network) topology is most promising as a representative of MINs. Hence, an inverse
butterﬂy network has been implemented as one alternative for the permutation network in
the VPU. A crossbar network oﬀers more ﬂexibility at a greater hardware cost. This type
of network has also been implemented  enabling to compare the gain in performance and
the hardware demands with the inverse butterﬂy network topology. As the FFT requires
permutations on pairs of vectors, permutation networks with two diﬀerent widths (one
vector or two vectors) have been implemented. In the following, networks with a width of
one vector or a width of two vectors will be denoted as single-vector networks and double-
vector networks respectively. Table 3.8 summarizes the properties of the implemented
networks.
3.1.6 Overview of the SIMD processor model
Figure 3.10 shows a block diagram of the scalable SIMD processor architecture that has
been realized based on the design decisions explained in the prior sections. The main
features can be summarized as follow: The processor supports operations on 16-bit SIMD
vector elements with additional support for complex-valued multiplications. Up to four
instructions can be issued in parallel in a variable-length LIW format. The SIMD bit
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Table 3.8: Summary of properties of the four implemented networks. Nstages denotes the
number of required permutation stages, NSIMD is the width of a SIMD vector
in 16-bit elements.
Network description Width Nstages Complexity
Single-vector inverse butterﬂy 1 vector log2 (NSIMD) O (NSIMD log2 (NSIMD))
Double-vector inverse butterﬂy 2 vectors log2 (NSIMD) + 1 O (NSIMD log2 (NSIMD))
Single-vector crossbar 1 vector 1 O (NSIMD2)
Double-vector crossbar 2 vectors 1 O (NSIMD2)
width is scalable from 128 bits to 1024 bits. Furthermore, four alternative permutation
networks have been implemented. The resulting SIMD architecture design space consists
of 16 diﬀerent processor conﬁgurations and is depicted in table 3.9. Scaling is done by
changing the number of 16-bit vector lanes (see ﬁgure 3.10) and adjusting the permutation
network width.
Besides the SIMD architecture properties that already have been explained, the processor
architecture supports some further features common to many DSP architectures. The
branch control unit (BU) supports zero-overhead loops (ZOLs), i. e. special loop instruc-
tions allow to perform loops with a known iteration count without the cycle overhead
of testing and decrementing the loop counter and conditional branching. The processor
architecture supports three nested levels of ZOLs. A ZOL is implemented by a set of three
special registers that contain the loop start and end address and the loop counter. The
loop counter is automatically decremented and tested in hardware.
The address generation units (AGUs), which are part of the scalar and vector load-store
units (LSU and VLSU), support memory access and pointer updates in one instruction.
Table 3.9: Design space for the exploration of the scalability of SIMD processing
Network type Abbreviation
Supported SIMD bit widths
128 bit 256 bit 512 bit 1024 bit
Single-vector inverse butterﬂy Bfy1 X X X X
Double-vector inverse butterﬂy Bfy2 X X X X
Single-vector crossbar Cross1 X X X X
Double-vector crossbar Cross2 X X X X
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Figure 3.10: Block diagram of the scalable SIMD processor architecture
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Furthermore, modulo address operations have been implemented based on an algorithm
by Prasad and Kolagotla [PK98]. Modulo addressing enables to use a contiguous address
range as a circular buﬀer. The circular buﬀer is deﬁned by a base address register and a
range address register, which speciﬁes the buﬀer size.
As ﬁgure 3.10 shows, the scalable SIMD processor architecture uses separate memories
for scalar and vector data. The separation has been done, because both memories require
diﬀerent sized read and write ports (16 bit versus NSIMD · 16 bit). Two memories simplify
the design and consume less power than a single big memory [LLW+06].
The SIMD processor architecture has a seven-stage pipeline. However, only operations
that read data from the scalar or vector memories use the last two pipeline stages. The
pipeline is displayed in ﬁgure 3.11.
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Figure 3.11: Pipeline of the scalable SIMD processor architecture
3.2 SIMD processor modeling in LISA
The scalable SIMD processor architecture has been modeled in LISA, which is an acronym
of Language for Instruction Set Architecture. LISA is an architecture description language
(ADL) that allows the behavioral and structural modeling of processor architectures.
Numerous ADLs have been invented, yet most only model the behavior of the processor
core and do not assist the development of register transfer level (RTL) code. Exam-
ples are the ArchC language [ARB+05], developed at the University of Campinas, and
Michigan Technological University's FAST [Ond05]. Target Compiler Technologies de-
veloped the retargetable IP Designer tool chain [PLGG01, GLGVP06], formerly denoted
as Chess/Checkers, which supports RTL code generation from a processor model in the
nML language. The Processor Designer toolkit based on LISA also supports both RTL
code generation and behavioral simulation for ASIPs. Furthermore, LISA has also gained
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commercial acceptance [KSAF07]. Customizable processor architectures are an alterna-
tive for ASIP modeling using ADLs. Examples for customizable architectures are Ten-
silica's Xtensa template architecture [Ten05, Ten08] and ARC International's ARChitect
Processor Conﬁgurator [ARC05]. Yet, these architectures only support customizing the
instruction set in a limited way. Hence, LISA has been selected for modeling the scalable
SIMD processor architecture.
The following sections explain and evaluate the modeling capabilities of LISA for SIMD
processors. In section 3.2.1, the Synopsys Processor Designer toolkit, which contains
development tools based on LISA, is introduced and brieﬂy discussed. The next section
describes basic modeling techniques. Section 3.2.3 explains why scalable SIMD processors
cannot be directly modeled in LISA and describes an extension with a powerful macro
preprocessor, which overcomes the limitations of LISA. Finally, the drawbacks of LISA as
a modeling language for SIMD processors are evaluated in section 3.2.4.
3.2.1 Processor Designer toolkit overview
Processor Designer is a commercial toolkit intended for the development of ASIPs based
on LISA. LISA initially has been developed as a language for fast, cycle-accurate simula-
tion and tool generation for HW/SW co-design [ZPM96, HNBM01, Hof02, L04, PHZM99,
Pee02]. Later on, support for the automatic generation of synthesizable RTL code has
been added. Hence, the toolkit now enables to perform the complete development of a
processor architecture from a single source description in LISA. The toolkit can automati-
cally generate software development tools (assembler, linker, disassembler), fast simulation
tools (cycle-accurate instruction set simulator (ISS), debugger), and RTL code in Verilog
and VHDL. Furthermore, there is limited support for the automatic generation of an
instruction set manual and a C compiler.
Besides requiring only one common description for the processor model, LISA has some
further advantages concerning the development of processor architectures: Decoding logic
for instructions does not have to be coded by the programmer; instead, the logic is au-
tomatically generated from the binary coding of instructions. This includes the decoding
for LIW and VLIW architectures. Furthermore, resources like register ﬁles and pipeline-
registers only need to be declared and not explicitly programmed. Hence, the architecture
designer can focus on the functional behavior of processing units.
3.2.2 Processor modeling in LISA
LISA models consist of resource declarations and operations [CoW09b, CoW09a]. Re-
sources deﬁne storage elements such as registers, memories, and pipelines. Operations
describe behavior, structure, and instruction set of the processor architecture. The at-
tributes of operations are deﬁned in several sections:
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• The DECLARE section contains local declarations, e g. references to child operations.
All operations that are referenced/used inside an operation have to be declared ﬁrst.
• The CODING and SYNTAX sections deﬁne the binary coding and the assembly syntax
of instructions respectively. The coding is utilized for the automatic generation of
the instruction decoder; the syntax is used for assembler and disassembler.
• The BEHAVIOR and EXPRESSION sections describe the behavioral model of an oper-
ation as C code. Other operations may be executed inside a BEHAVIOR section in a
mechanism similar to function inlining.
• The ACTIVATION section allows activating further operations from the current oper-
ation. Activations allow to model resource sharing and the execution of operations
across pipeline stages.
Operations are organized in a hierarchy based on a chain of activations. Operations have
either to be activated in the ACTIVATION section or called from the BEHAVIOR section. The
diﬀerence lies in the generated code structure: Calls copy the operation into the calling
operation; activations use a separate operation, which may be activated from multiple
sources.
A processor can be modeled at diﬀerent levels of abstraction. At the highest level of ab-
straction, one operation deﬁnes the complete behavior of one instruction. For RTL code
generation, the model then must be reﬁned by introducing pipeline stages, i. e. one LISA
operation deﬁnes one pipeline stage of an instruction, and by sharing operations (e g. dif-
ferent operations for arithmetic instructions activate one common operation that deﬁnes
the behavior of an ALU). Figure 3.12 depicts an example of an operation hierarchy for a
processor with a four-stage pipeline. Here, the add and sub operations share the common
ALU operation; all operations share a common write back operation. Furthermore, oper-
ations and resources that belong to the same pipeline stage can be grouped together in a
UNIT. Such an operation hierarchy allows to model functional units (e g. ALU or MAC)
and the sharing of resources. For example, a shared register port can be implemented by
a register access in an operation that is activated from diﬀerent functional units. Hence,
the hardware structure of a processor can be modeled in LISA [CoW09c].
3.2.3 Extensions for modeling SIMD processors
As depicted by ﬁgure 3.10, a SIMD processor architecture contains many parallel data
lanes that have the same functionality, yet operate on diﬀerent data. Except for the
permutation network in the VPU, the whole structure of the SIMD data path can be
deﬁned by modeling one lane and scaling the number of lanes based on the desired SIMD
width.
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Figure 3.12: Example of an operation hierarchy with a four-stage pipeline. Grey boxes
describe pipeline stages. Arrows describe the activation of operations.
LISA contains language elements for modeling multiple resources or operations that share
a common identiﬁer  and in case of operations a common behavior. These language
elements are called template resources and template operations. Template operations
and template resources are deﬁned using angle brackets; two examples are given be-
low:
1: REGISTER uint16 opnd<1 ..16>;
2: OPERATION alu<index> IN pipe.EX { .. }
Here, the index parameter may be used inside of the operation to index further template
operations  building an operation hierarchy  or to access template resources. Template
resources may only be indexed by constants or by index parameters of template operations.
Identical or similar data paths may be deﬁned by template operations; template resources
enable to deﬁne resources that are local to these data paths. These two language elements
can be used to model LIW architectures with multiple processing units of the same type6
6This was the original purpose for introducing these language elements.
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or data paths in a SIMD architecture. However, modeling a SIMD data path is still
diﬃcult: LISA versions prior to V2009.1.0 do not support activating or calling multiple
instances of the same template operation [WS09b], while newer versions at least support
activations. Yet, the number of template instances that is activated has to be ﬁxed, as each
declaration and activation has to be manually implemented. Hence, a scalable architecture
with a scalable number of lanes cannot be modeled directly. Additionally, permutation
networks have to be programmed manually for each diﬀerent network size and topology.
Hence, the design of the scalable SIMD architecture in section 3.1, with four SIMD widths
and four network conﬁgurations, would require maintaining 16 partially diﬀerent processor
models in LISA.
An approach based on the combination of LISA with GNU M4 [SPVB08, WS09b] has
been chosen to overcome this issue. The M4 language is a macro processing language,
which supports string manipulations, conditional evaluation, and loops. These language
features allow generating a scalable number of data paths by macros that produce LISA
code for template operation declarations and activations (or calls). Hence, M4 is utilized
as a preprocessing step. The extension of the LISA models has been realized in three
steps:
• Necessary macros have been identiﬁed, implemented, and tested. The macros can
be grouped into two classes: macros for the generation of permutation networks and
macros for scalable SIMD data paths. Macros for scalable SIMD data paths primarily
generate and control the accessing of multiple instances of template operations and
resources. Macros for permutation networks generate the complete permutation
network from macro calls.
• An M4 macro ﬁle containing deﬁnitions for all adjustable parameters has been gen-
erated. The parameter ﬁle deﬁnes the SIMD width, the conﬁguration of the permu-
tation network (topology and width), and further parameters, such as register ﬁle
sizes and memory conﬁgurations.
• The M4 macros have been introduced in the LISA model. For ex-
ample, a SIMD data path is added to the LISA model by implement-
ing a template operation, which deﬁnes the behavior of the data path
(e.g. OPERATION data_path<index> { ...}), and instantiating and acti-
vating the scalable data path using the SIMD_INSTANCE(data_path) and
SIMD_ACTIVATION(data_path) macros in the parent operation.
The preprocessing and compilation of the LISA model have been integrated into makeﬁles
that enable to alter the M4 parameter conﬁguration by adding parameters to make.
Preprocessing using M4 macros has not only been done for SIMD support  further macros
have been implemented for simplifying the LISA model structure and for circumventing
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bugs in LISA. For example, the LISA code for operand bypassing and saturation logic7 is
generated from macros. The binary opcode encoding of instructions for one processing unit
(e. g. 0b1001001 for a scalar addition) is generated by deﬁning a base opcode and using
opcode oﬀset or increment macros. Furthermore, macros enable generating diﬀerent LISA
code for simulation and RTL code generation for features of LISA that are not supported
for both.
The eﬀort for developing and maintaining a scalable SIMD model in LISA with and with-
out M4 macro support cannot be measured directly. Yet, the number of source lines of
code (SLOC) can be used as an indicator for the model complexity. Table 3.10 shows
measured SLOC excluding comments and empty lines. The number of lines of code has
been measured before and after macro expansion. The reference value includes the macro
ﬁles. In the best-case scenario (128-bit SIMD processor and single-vector crossbar net-
work), the code size after macro expansion is only approximately 67 percent higher than
before macro expansion. However, in the worst-case scenario (1024 bit SIMD bit width
and double-vector butterﬂy network), the model requires almost 15 times as many SLOC
after macro expansion.
Table 3.10: Source lines of code measured for LISA model before and after M4 macro
expansion
Measurement SIMD
width
Network SLOC Normal.
SLOC
Before macro expansion all all 7292 1.00
After macro expansion: best case 128 bit cross1 12179 1.67
After macro expansion: worst case 1024 bit bfy2 108986 14.95
3.2.4 Drawbacks of LISA as a modeling language for SIMD
processors
While LISA enables the rapid development of ASIPs, some issues occur when more complex
SIMD processors are modeled. The ﬁrst limitation, the lack of mechanisms that support
scalable data paths, can be overcome by the proposed extension with M4 macro processing.
The remaining major issues are bugs that result in erroneous simulator behavior or RTL
code and the code quality of the generated RTL code.8
7LISA directly supports saturation logic, however the generated VHDL code may contain errors.
8More information about the processor development with LISA can be found on the Synopsys processor
development website (http://www.synopsys.com/Tools/SLD/ProcessorDev).
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Originally, LISA has been developed as a language for fast and accurate instruction set
simulation (ISS). Support for RTL code generation has been added later. Hence, the sim-
ulation capabilities are more mature than RTL synthesis capabilities. The most important
shortcomings of the RTL model are listed below:
• The LISA processor generation tools apparently do not recognize that template
operations share the same behavior. Therefore, all instances of template operations
are compiled separately. This results in increased runtime and code size for wider
SIMD models.
• The modeling capabilities for hierarchical RTL models, where resources and logic
are grouped locally, are insuﬃcient. While LISA supports assigning operations and
resources to functional units using the UNIT resource, bugs limit the usefulness of this
mechanism: Register arrays and pipeline registers cannot be assigned to units, while
operations need to belong to the same pipeline stage. All resources and operations
that are not assigned to user-deﬁned units are grouped in default units for pipeline
stages. Hence, it is impossible to model a desired RTL hierarchy in LISA. The
impact on gate level synthesis is discussed in section 3.4.3.
• Processor Designer can automatically generate synthesis scripts for commonly used
synthesis tools, such as Synopsys Design Compiler. Yet, the generated scripts use
outdated commands and are not suitable for hardware synthesis.
Despite the above-mentioned shortcomings of the Processor Designer tools, LISA still
is an adequate language for ASIP design and design space exploration (DSE), because
it facilitates a fast development of processor architecture and tools. Furthermore, new
instructions can be added and tested with little programming eﬀort. Many of the listed
shortcomings only occur for complex models that use template resources and operations
extensively  like the proposed scalable SIMD processor architecture. The modeling of
such processor architectures obviously is not the design focus of the LISA tool set.
3.3 Vertical-horizontal vector processing as an
alternative for LIW
LIW and especially VLIW architectures have some disadvantages compared to an archi-
tecture that issues one instruction per clock cycle: Firstly, the instruction decoder is more
complex. Secondly, more read and write ports are needed for the register ﬁles, which leads
to increased area and power demands and an increased delay [RDK+00].
An alternative for LIW and VLIW processing based on vertical-horizontal vector process-
ing is sketched in the remainder of this section. Vertical-horizontal vector processing can
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potentially overcome the above-mentioned shortcomings of LIW processing at the cost of
reduced ﬂexibility.
The term vertical-horizontal vector processing  or more precise vertical-horizontal pro-
cessing pipeline vector computer  has been deﬁned by Gao et al. [GZYC86]. The term
describes parallel and time-sequential vector processing in an analogy to two-dimensional
spacial processing. The horizontal component describes the parallel processing of data vec-
tors, i. e. multiple processing units process data in parallel. The vertical component refers
to the iterative processing of data vectors over time, in one instruction. In consequence,
vertical-horizontal processing deﬁnes a technique, where data vectors that are too long to
be processed in parallel are segmented into blocks that ﬁt into the parallel data path. The
segments are then processed sequentially. The underlying concept has been applied to
early vector supercomputers, such as the Cray-1 [Rus78]. Figure 3.13 illustrates the idea.
In the ﬁrst clock cycle, an operation on the vector MAC unit is started, which runs for
multiple clock cycles. In the next clock cycle, an operation on the vector ALU is initiated.
Both operations run in parallel for the next clock cycles. On a LIW processor architecture,
new vmul and vadd instructions would have to be issued in each cycle to achieve the same
behavior.
time
Decode Execute
Vec. ALU Vec. MAC
vmuli
i+1 vadd
...
...
Figure 3.13: Example for vertical-horizontal vector processing with two vector units
The concept of a vertical-horizontal vector processing architecture for SDR has been ex-
amined in a diploma thesis [Lec09, in German] and is explained below in section 3.3.1.
Some performance benchmarking based on three SDR algorithms is described in section
3.3.2.
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3.3.1 Vertical-horizontal vector processing for SDR
The basis for the vertical-horizontal SDR architecture is the scalable SIMD processor
architecture developed in section 3.1. Modiﬁcations have been done on the instruction
fetch/decode mechanism and the organization of register ﬁles.
ILP is no longer achieved by issuing multiple instructions per cycle in a long instruction
word; instead, one instruction that may iterate for multiple clock cycles is issued in each
cycle. As operations that start successively overlap, parallelism is achieved. The iteration
count of an instruction is explicitly encoded in the instruction word. As an operation
iterates over multiple clock cycles, multiple source and destination registers are required
 assuming that the size of one register remains the same. This can be achieved by
simply incrementing the register address, yet, in this case, the number of required register
ﬁle ports does not decrease compared to a LIW architecture. Instead, the proposed register
ﬁle organization is based on the assumption that successive instruction iterations usually
do not need to access the same data values. Hence, successive iterations may be mapped
on diﬀerent register ﬁle banks. A small number of register banks is provided; instructions
iterate through these register banks in a cyclic manner (see ﬁgure 3.14). In each clock
cycle, each register bank is accessed by a single functional unit, which reduces the number
of required ports. If data from one register bank is needed for the calculations in a diﬀerent
bank, it has to be explicitly transferred in an instruction.
FU11 v0vN 0v1...
v0v
N 0
v
1
...FUM
Vector register banks
Cyclic
mapping
Units
Figure 3.14: Cyclic mapping of FUs on register banks: In each cycle, the read and write
ports are mapped to a single units. The FUs iterate through register banks
in a cyclic manner.
The partitioning of the register ﬁle leads to reduced area and power demands. This eﬀect is
demonstrated by the following comparison of a four-way LIW architecture and a vertical-
horizontal vector processing architecture with four register banks and, hence, up to four
parallel instructions. The asymptotic area and power complexity for a monolithic register
ﬁle (LIW case) is O (Nreg · p2) [RDK+00], with p denoting the number of ports. The
asymptotic complexity of a partitioned register ﬁle (vertical-horizontal vector processing
61
Chapter 3 Scalable SIMD processor architecture
case) is O (Nreg ·Nb · pb2), with Nb and pb denoting the number of banks and the number
of ports per bank respectively. Nreg describes the number of registers per bank. Table
3.11 shows a comparison of diﬀerent register ﬁle conﬁgurations. Normalized energy and
area are computed based on the model of the asymptotic complexity, normalization is done
based on a monolithic register ﬁle for a four-way LIW architecture with 16 registers and 12
ports (four FUs, two read ports and one write port per unit). As energy and area depend
on the squared number of ports, the reduced number of ports for a partitioned register
ﬁle has a signiﬁcant inﬂuence. The table also shows a combination of LIW and vertical-
horizontal vector processing with two-way LIW and two register banks (eight registers and
six ports per register bank). This architecture conﬁguration requires more area and power
than the pure vertical-horizontal vector processing conﬁgurations, yet in comparison to a
four-way LIW architecture with monolithic register ﬁle, the area and power demands are
still reduced by 75 percent.
Table 3.11: Model-based register ﬁle comparison of monolithic and partitioned register ﬁles
Description Nreg Nb p / pb Normalized area & power
Monolithic register ﬁle, four-way LIW 16 1 12 1.000
Partitioned register ﬁle
4 4 3 0.0625
8 4 3 0.125
Partitioned register ﬁle, two-way LIW 8 2 6 0.250
3.3.2 SDR algorithm performance
While a vertical-horizontal vector processing architecture with a partitioned register re-
quires less power and area for the register ﬁle than a LIW architecture, the processor
architecture is also less ﬂexible as only one instruction can be started in each clock cy-
cle. The eﬀects of the reduced ﬂexibility have been studied for three diﬀerent signal
processing kernels [Lec09]: matrix-vector product, a 16-point FFT, and Viterbi decoding
on a 64-bit SIMD processor. The performance of an architecture without ILP support, a
four-way LIW architecture, and a vertical-horizontal vector processing architecture with
four register banks have been measured. The results are summarized in table 3.12. The
performance of the vertical-horizontal architecture is only slightly worse than the LIW
architecture performance. Furthermore, the number of instructions can be signiﬁcantly
reduced.
Vertical-horizontal vector processing may oﬀer performance similar to a LIW architecture
with reduced area and power demands for the register ﬁles and the decoding of instruc-
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Table 3.12: Performance comparison of LIW and vertical-horizontal vector processing ar-
chitectures: All ﬁgures are normalized to the results of an architecture without
ILP support.
Kernel
Four-way LIW Vertical-horizontal
Speedup Instructions Speedup Instructions
Matrix-vector product 1.143 1.00 1.143 0.33
16-point FFT 1.542 1.00 1.423 0.44
Viterbi Trellis computation 1.714 1.00 1.600 0.56
tions. However, the performance of more complex applications could be much worse,
because there is only a beneﬁt of vertical-horizontal vector processing if the same oper-
ation can be performed multiple times on diﬀerent data. If diﬀerent operations have to
be performed each cycle, the performance degrades to the performance of an architecture
without ILP. This eﬀect can partially be compensated by combining LIW execution and
vertical-horizontal vector processing. Yet, further studies are needed to analyze perfor-
mance and area and power demands for this case. Furthermore, other, more complex
applications should be analyzed. However, these studies are beyond the scope of this
thesis.
3.4 SIMD architecture analysis methodology
The analysis and evaluation of the SDR algorithms in chapter 7 is based on performance
and energy consumption of a synthesized gate level model using a standard cell library.
In the following, the used methodology and its limitations are shown. A block diagram of
the analysis methodology is depicted in ﬁgure 3.15.
3.4.1 Processor model synthesis
Power, area, and energy consumption ﬁgures are extracted from a gate level model based on
a 90 nm standard cell library by Taiwan Semiconductor Manufacturing Company (TSMC)
[Tai06]. The synthesis is done using Synopsys Design Compiler (DC) Ultra [Syn09a,
Syn09b]. The input for the synthesis is an RTL model generated from the LISA model
and the switching activity from selected SDR algorithms. The algorithms are listed in
table 3.13. As the cells in the standard cell library are characterized for internal power,
this approach enables to optimize for power consumption during the synthesis process.
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Figure 3.15: Block diagram showing the synthesis and analysis methodology
The synthesis strategy is based on a top-down approach.9 Top-down synthesis automat-
ically takes care of dependences between sub-designs and enables to ungroup the design
hierarchy generated from LISA. This is necessary, as a desired design hierarchy cannot be
eﬃciently model in LISA (see section 3.2.4). The major drawback of a top-down synthesis
is the signiﬁcantly increased memory requirement, as the complete model has to be kept
in memory during the whole synthesis process.
The synthesis has been done based on a timing analysis for both worst and best case cor-
ners (see table 3.14) with a target clock frequency of 300MHz. The clock frequency was
selected to allow comparing algorithm performance on the proposed scalable SIMD pro-
9In a top-down approach the whole processor model is compiled together. In a bottom-up approach sub-
designs at the bottom of the design hierarchy are compiled ﬁrst with the synthesis process iterating
through the hierarchy levels until a stable solution is found.
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Table 3.13: SDR algorithms used for power optimization during synthesis
Algorithm Description
FFT 1024 1024-point radix-2 FFT
FFT 256 256-point radix-2 FFT
FSD 16 Fixed-complexity sphere decoder for 16-QAM and 4× 4 MIMO
LDPC 32, 5/6 LDPC decoder with z factor 32 and code rate 5/6
LDPC 64, 5/6 LDPC decoder with z factor 64 and code rate 5/6
cessor architecture and on the EVP, which is designed for a working frequency of 300MHz.
The design is optimized by applying clock gating and operand isolation techniques.
Table 3.14: Standard cell library operating conditions
Corner Voltage Temperature PMOS/NMOS process
Best case 1.32V 0◦C fast/fast
Nominal case 1.2V 25◦C typical/typical
Worst case 1.08V 125◦C slow/slow
Synthesis is done using topographical technology. Topographical technology performs a
virtual layout using both cell library and physical library data. The topographical mode
uses the same placement and optimization technologies used in Synopsys place and route
tools. This approach allows an accurate prediction of post-layout timing, area, and power
[Syn09a]. According to [Syn07], power results from Design Compiler in topographical
mode are usually within 10 percent of the ﬁnal layout results. Traditional synthesis ap-
proaches use simple wire load models to describe interconnect wiring properties, do not
synthesize high fan-out10 nets, and do not model clock trees [Syn09b]. The virtual layout
in topographical layout allows avoiding wire load models and automatically synthesizing
high fan-out nets. Furthermore, the clock tree power is estimated.
3.4.2 Extraction of area, power, energy and performance ﬁgures
Area and timing results can be directly reported from the synthesized gate level processor
model. The area report contains the total cell area in µm2 excluding the area required for
10Fan-out describes the ability of a logic gate to drive a number of inputs.
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interconnections. Timing analysis reports the path delay of critical paths, which allows
checking whether the desired target frequency can be achieved.
If the frequency constraint is fulﬁlled, the runtime of applications can be calculated based
on cycle count simulations in LISA. For the implemented SDR algorithms, the cycle count
can also be directly obtained from the assembly code, because none of the algorithms
exhibits data dependent control ﬂow and the instruction execution on the processor is
deterministic.
Power ﬁgures can be obtained from average power analysis in Design Compiler. The power
analysis requires the gate level model and the switching activity of the algorithms. The
switching activity can be measured during gate level simulations or based on the RTL
switching activity, which has also been used for power optimization during synthesis. RTL
simulation of switching activity requires a name mapping from RTL to gate level signals,
which may lead to inaccuracies due to mapping conﬂicts, but is signiﬁcantly faster. As
an accurate power estimation also requires huge amounts of input data, which further
increases the runtime of simulations, the latter approach based on RTL switching activity
has been selected for the power analysis. The power analysis reports dynamic and static
power consumption (see [KFA+07]). Dynamic power contains the switching power for
charging and discharging capacitive loads and the internal power due to short-circuit or
crowbar current, which ﬂows when both the PMOS and NMOS transistor in a cell are
open. Figure 3.16 visualizes these eﬀects. Static power describes power consumed by
leakage currents [KFA+07].
charge
(a) Charging power
dis-
charge
(b) Discharging power
short-
circuit
current
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Figure 3.16: Dynamic power consumption: The dynamic power consumption results from
switching power (a), (b) and internal power (c)
Energy consumption can be calculated from the average power and the algorithm runtime.
In chapter 7, comparisons between diﬀerently conﬁgured SIMD processors (i. e. diﬀerent
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SIMD widths or interconnect networks) are done using normalized energy, area, and per-
formance. Normalization is done based on the results for a 128-bit SIMD processor with
a single-vector butterﬂy network, which has the lowest complexity of all considered SIMD
processors.
3.4.3 Limitations of the proposed methodology
The used analysis methodology has some drawbacks that need to be discussed. The
limitations concern the standard cell approach, the accuracy of area and power results,
and the ungrouping of sub-designs.
A standard cell library may not be the most eﬃcient approach for the design of permutation
networks: A full-custom design based on transmission gates should be more power and
area eﬃcient for small crossbar sizes [DOW96], while custom multiplexer-based designs
should be better for inverse butterﬂy and large crossbar networks. However, the focus of
this thesis is on the comparison of diﬀerent SIMD processor architectures. The additional
eﬀort for a full-custom design of multiple diﬀerent permutation networks is not justiﬁed,
as it would only enable slightly more accurate power and area estimates. Considering that
all algorithms in chapters 4, 5 and 6 are optimized for a minimal number of permutation
operations, the overall impact on the energy consumption should be low.
The second drawback of the proposed methodology is the limited accuracy of area and
power estimates, because area and power are estimated at the gate level and not after place
and route. Place and route have been omitted, because neither the required tools nor the
required libraries have been available. Yet, the gap between power and area estimates at
the gate level and results after ﬁnal placement can be reduced by using the topographical
synthesis mode, which produces a virtual layout. According to [Syn07], the errors in
power consumption should be less than 10 percent after synthesis in topographical mode.
Furthermore, a relative comparison of SIMD processors with diﬀerent SIMD widths should
be even more accurate, as all processors use the same data paths and the synthesized gate
level processor models should therefore be similar  leading to similar power estimation
errors.
The area and power estimates are also inaccurate, because the scalar and vector data
memories and the program memory have not been synthesized. However, this is a conven-
tional approach, because memories are usually designed using special memory generators
and not by synthesizing standard cells. Estimated power and area ﬁgures for memories
based on the on-line tool CACTI [TMAJ08] are presented in chapter 7.1.3.
The third limitation of the selected approach occurs due to the RTL design hierarchy
generated from LISA. As LISA unit deﬁnitions do not work properly for all resources and
operations, the generated design hierarchy needs to be ungrouped during the synthesis
process. This does not necessarily aﬀect the quality of the generated gate level code, yet
estimating power and area for a speciﬁc functional unit or register ﬁle may be diﬃcult,
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because the corresponding sub-design might have been ungrouped; hence, the gates cannot
be attributed to a speciﬁc functional unit anymore. This behavior is a major drawback of
a modeling approach based on LISA, which cannot be overcome. Yet, there is no impact
on comparisons between diﬀerent SIMD processors.
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Chapter 4
Radix-2 and mixed-radix FFTs for
OFDM-A and SC-FDMA
The FFT is the most important processing step of block modulation schemes based on
orthogonal frequency division multiplexing (OFDM). Section 4.1 contains a brief overview
of OFDM-based systems for multiple users and motivates the need for radix-2 and mixed-
radix FFT algorithms. Afterwards, radix-2 and mixed-radix FFT algorithms for SIMD
processors are developed and evaluated. In section 4.2, the matrix representation of the
FFT is explained and vectorizable formulas are introduced. Next, an overview of related
work on vector FFT algorithms is given in section 4.3. Section 4.4 comprises the math-
ematical derivation and discussion of the radix-2 and mixed-radix FFT algorithms. The
radix-2 FFT algorithm enables an eﬃcient vectorization if the length of the FFT is at least
twice the vector length. The mixed-radix FFT algorithm requires the length of the FFT
to be a multiple of the squared vector length. Both algorithms minimize the number and
complexity of vector element permutation stages. In section 4.5, the implementation of
the FFT algorithms on the scalable SIMD processor architecture is explained. The next
section (section 4.6), comprises an analysis of the performance of the implemented FFTs,
focusing on the scalability, and a comparison to other FFT implementations for OFDM
systems. Conclusions are drawn in section 4.7.
4.1 OFDM-A and SC-FDMA
OFDM is a block modulation scheme that deﬁnes a signal in frequency domain. At the
transmitter side, the signal is transformed into time domain using an IDFT for each
OFDM symbol; the receiver performs a DFT to recover the symbol. Each OFDM symbol
consists of many sub-carriers, which overlap in frequency domain, but are orthogonal to
each other in time domain. Each sub-carrier represents an independent narrowband ﬂat
fading channel; hence, OFDM is not prone to frequency-selective fading. For an OFDM
symbol size M , each sub-carrier operates at 1/M times the bit rate of the OFDM symbol,
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which leads to robustness in multipath environments [MLG06]. OFDM symbols are usually
preceded by a cyclic preﬁx (CP), which prevents intersymbol interference (ISI) [SBM+04].
Due to the orthogonality of sub-carriers, the complexity of channel estimation techniques
or MIMO detection techniques for OFDM systems is signiﬁcantly lower than, for example,
the complexity for CDMA systems. The main drawback of the OFDM technique is the high
peak-to-average power ratio (PAPR) [MLG06], which results from the fact that the signal
is deﬁned in frequency domain, yet transmitted in time domain, leading to ﬂuctuations in
the transmitted waveforms. Due to the high PAPR, ampliﬁers with a high dynamic range
are required, which reduces their power eﬃciency.
Orthogonal frequency division multiple access (OFDM-A) is a multi-user scheme based
on the OFDM technique  each user is assigned a diﬀerent subset of sub-carriers. The
orthogonality of sub-carriers enables multiple users to transmit or receive independent
data streams in parallel. Each user operates at a reduced data rate compared with the
maximum data rate for single user transmission.
Sub-carrier
mapping
N-point
DFT
M-point
IDFT
Add CP /
pulse
shaping
DAC
/ RF
  
OFDM-A
Figure 4.1: Block diagram of an SC-FDMA transmitter
Single carrier frequency division multiple access (SC-FDMA) is a multi-user scheme based
on OFDM-A with an improved PAPR. Figure 4.1 shows a block diagram of an SC-FDMA
transmitter. An OFDM system consists of the M -point IDFT and the adding of the CP;
in an OFDM-A system, sub-carriers also have to be assigned to diﬀerent users. SC-FDMA
extends OFDM-A by a preprocessing step with a short N -point DFT (N < M); hence,
SC-FDMA is also denoted as DFT-spread OFDM-A. The signals in SC-FDMA are deﬁned
in time domain and later also transmitted in time domain, which limits ﬂuctuations in the
transmitted waveform and reduces the PAPR [MLG06]. Therefore, SC-FDMA is utilized
in the uplink of LTE systems [Tec09b], enabling to reduce the power consumption of mobile
terminals. The LTE downlink uses OFDM-A.
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LTE FFT sizes
The FFT sizes and the corresponding bandwidths for OFDM-A in the LTE downlink and
the OFDM-A part of the uplink (i. e. the IDFT at the transmitter and the DFT at the
receiver) are listed in table 4.1. The data carriers are assigned to the users. Information
is transmitted in 10ms frames, which consist of 20 slots. Each 0.5ms slot contains six
OFDM symbols in long CP mode and seven OFDM symbols in short CP mode.
Table 4.1: IDFT sizes at the transmitter side in LTE [Tec10]
Bandwidth [MHz] 1.4 3 5 10 15 20
IDFT size 128 256 512 1024 1536 2048
Data carriers 72 180 300 600 900 1200
The maximum DFT size for the N -point DFT in SC-FDMA is given by the number of
data carriers in table 4.1. Each user is assigned a number of resource blocks NRB; each
resource blocks consists of 12 data carriers. The DFT size is further restricted to powers
of two, three, and ﬁve to limit the complexity of the DFT [TSG06]:
N = 12 ·NRB = 2a · 3b · 5c (4.1)
Thus, LTE requires algorithms for radix-2 and mixed-radix FFTs.
4.2 Matrix representation of the FFT
Equation (4.2) deﬁnes an N -point DFT as a sum of the complex-weighted inputs.
yk =
N−1∑
j=0
xj · e−2pii· jkN for k = 0, . . . , N − 1 (4.2)
The inverse DFT requires diﬀerent weights (e+2pii·
jk
N ) and a scaling factor, but is in principle
identical to the DFT. Hence, the further discussion focuses solely on the DFT. FFT algo-
rithms can be derived from equation (4.2) by decomposing the sum into smaller sums and
by performing index manipulations (e. g. [CT65, Sin67, Rad68]). Yet, this representation
is only appropriate for a DFT decomposition into few factors.
The matrix form of the DFT, deﬁned by equation (4.3), is better suited for arbitrary FFT
decompositions and enables a compact notation for FFT algorithms.
y = WN · x (4.3)
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The elements of the N ×N DFT matrix WN are the complex roots of unity:
[WN ] (j, k) = ω
jk
N = e
−2pii· jk
N for j, k = 0, . . . , N − 1 (4.4)
FFT algorithms in matrix form exploit symmetries in the DFT matrix that enable decom-
posing the matrix into a product of multiple sparse matrices.
4.2.1 Basic DFT decomposition for two factors
The basic decomposition of a DFT matrix is deﬁned by equation (4.5); the notation is
based on Temperton [Tem83].
Wpq = (Wq ⊗ Ip) ·Ppq ·Dpq · (Wp ⊗ Iq) (4.5)
In the following, the elements and operators used in equation (4.5) are explained. The
matrices Ip and Iq deﬁne identity matrices of order p and q respectively.
Ppq deﬁnes a pq × pq permutation matrix, which contains exactly one non-zero element
(value one) in each row and each column. The elements of the permutation matrix are
deﬁned by: [
Ppq
]
(j, k) =
{
1 for j = r · p+ s, k = s · q + r
0 otherwise (0 ≤ r < q, 0 ≤ s < p) (4.6)
A multiplication with permutation matrix Ppq results in a stride by q reordering of ele-
ments [GCT92], i. e. the elements of input vector x = (x0, x1, . . . , xpq−1)
T are reordered as
y = (x0, xq, x2q, . . . , xpq−q, x1, xq+1, . . . , xpq−1)
T .
Dpq deﬁnes a pq × pq diagonal matrix containing the roots of unity or twiddle factors.
[
Dpq
]
(j, k) =
{
ωs·mpq for j = k = s · q +m
0 otherwise (0 ≤ m < q, 0 ≤ s < p) (4.7)
The operator ⊗ deﬁnes a Kronecker matrix product (short Kronecker product) by:
A⊗B = (aij ·B) (4.8)
For square matrices A and B of order p and q, respectively, the elements of the output
matrix are deﬁned by:
[A⊗B] (jq + l, kq +m) = [A] (j, k) · [B] (l,m) (4.9)
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For example, a Kronecker product of an arbitrary 2 × 2 matrix A2 with a 3 × 3 identity
matrix can be written as:
A2 ⊗ I3 =

A1,1 A1,2
A1,1 A1,2
A1,1 A1,2
A2,1 A2,2
A2,1 A2,2
A2,1 A2,2
 (4.10)
4.2.2 Formula manipulation rules for the DFT in matrix form
FFT algorithms for WN can be developed by repeatedly applying equation (4.5), decom-
posing the DFT matrix until the sizes of all smaller DFT matrices Wp, Wq are prime
numbers, and by applying formula manipulations that reorder or transform matrices. Be-
low, important formula manipulation rules are listed [Tem83, FP03, FVP07]. The matrix
A is assumed a p× p matrix and the matrices B and C are assumed q × q matrices.
Ip ⊗ Iq = Ipq (4.11)
(A⊗B) = (A⊗ Iq) · (Ip ⊗B) (4.12)
(A⊗B) = (Ip ⊗B) · (A⊗ Iq) (4.13)
(B⊗ Ip) · (C⊗ Ip) = (B ·C)⊗ Ip (4.14)
A⊗ (B ·C) = (A⊗B) · (A⊗C) (4.15)
Ppq · (A⊗B) = (B⊗A) ·Ppq (4.16)
Pprq =
(
Ppq ⊗ Ir
) · (Ip ⊗Prq) (4.17)
Ppqr = (Iq ⊗Ppr) ·
(
Ppq ⊗ Ir
)
(4.18)
Ppq ·Pqp = Ipq (4.19)
(A⊗B)−1 = A−1 ⊗B−1 (4.20)
P1q = P
q
1 = Iq (4.21)
D1q = D
q
1 = Iq (4.22)
The following equation deﬁnes an abbreviation for a similarity transformation by an arbi-
trary permutation matrix P.
P−1 ·A ·P = AP (4.23)
4.2.3 Vectorizable formulas
Developing an FFT algorithm for SIMD processors requires replacing non-vectorizable op-
erations with a series of vectorizable operations. This can be done by identifying formulas
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that can be translated into vector operations and transforming the DFT equation until it
only contains vectorizable formulas.
Matrix operations on full vectors can be represented by a Kronecker product:
A⊗ IV (4.24)
Here, the matrix operation deﬁned by matrix A is performed on vectors with V elements.
In the following, the SIMD vector length is always denoted as V . For example, the matrix
product deﬁned by equation (4.25) describes a SIMD vector operation on vectors with
four complex-valued elements (see ﬁgure 4.2a). On the other hand, equation (4.26) (ﬁgure
4.2b) cannot be directly vectorized. Hence, the matrix has to be rewritten using the
formulas from section 4.2.2 for mapping the operation eﬃciently on a SIMD architecture;
the rewriting introduces permutation operations deﬁned by permutation matrices.
y = (W2 ⊗ I4) x (4.25)
y = (I4 ⊗W2) x (4.26)
-1
-1
-1
-1
x y
(a) y = (W2 ⊗ I4)x
-1
-1
-1
-1
x y
(b) y = (I4 ⊗W2)x
Figure 4.2: Signal ﬂow graphs corresponding to Kronecker products with DFT matrices
Any permutation can be mapped on a series of vector permutation operations. Permu-
tations on single vectors can be realized by a single permutation operation. The FFT
algorithms mostly require permutations on pairs of vectors; examples are listed in (4.27).
P22 ⊗ IV/2, P24 ⊗ IV/4, Pab ⊗ IV/ab, IV/ab ⊗Pab (4.27)
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The permutation deﬁned by PVV represents a permutation on V vectors. This permuta-
tion can be carried out by log2 (V ) permutation stages on pairs of vectors (see section
4.4.3). These permutation stages can be eﬃciently vectorized on any of the implemented
permutation networks.
Furthermore, operations of the form IN ⊗ A and A · B can be directly vectorized if A
and B can be vectorized. For example, Ppq ⊗ IV performs a permutation of complete data
vectors, which can be realized by adjusting the addressing of data vectors  without
vector element permutations. Multiplications with complex-valued diagonal matrices, e. g.
multiplications with twiddle factor matrices, can also be vectorized.
4.3 Related work on SIMD FFT algorithms
Franchetti and Püschel [FP02, FP03, Fra03, FP07, FVP07] developed FFT algorithms for
general-purpose processors (GPPs) with short vector SIMD extensions, such as the MMX
and SSE extensions for Intel processors, 3DNow! for AMD processors, and IBM's VMX
for the Cell BE processor. The FFT algorithms are integrated into the SPIRAL code
generation framework for DSP transforms [PMJ+05]. The proposed algorithms operate
on real-valued data; complex-valued data is stored in an interleaved format in consecutive
vector elements. Hence, every complex-valued matrix element a = Re {a} + i · Im {a} is
replaced by a 2× 2 matrix:
a→
[
Re {a} − Im {a}
Im {a} Re {a}
]
(4.28)
In [FP03, FVP07], an FFT algorithm, based on the Cooley-Tukey FFT, for an m ·n-point
DFT (NDFT = mn) with m and n both divisible by the vector length V is proposed.
The algorithm performs all DFT stages on complete vectors and requires only one vector
permutation, deﬁned by PVV , for reordering elements  and two permutations for accessing
real and imaginary parts of complex values (deﬁned by Inm/V ⊗ PV2 ): Imaginary and real
parts are stored in distinct vectors during the FFT computation and merged again after the
FFT processing. Aside from the additional permutations for complex values, the algorithm
has the same complexity as the mixed-radix FFT algorithm presented in section 4.4.2.
Yet, the processing of real-valued data eﬀectively doubles the vector length. Furthermore,
the proposed FFT decomposition for NDFT = V ·M · V is advantageous for the manual
implementation of multiple FFTs, as the parts of the algorithm that are responsible for
the vectorization can be reused for all DFT sizes. Both algorithms allow to interleave the
log2 (V ) permutation stages required for P
V
V with the processing stages for smaller-sized
DFTs on complete vectors.
In [FP07], Franchetti and Püschel propose an FFT algorithm that vectorizes arbitrary non-
power of two FFT sizes NDFT = mn . The algorithm applies zero padding to extend both
m and n to be divisible by the vector length V . The required vector element permutation
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operations are the same as in the algorithm for SIMD widths that are multiples of the
squared vector length [FP03, FVP07]. Due to the zero padding, the algorithm does not
utilize the full SIMD width, a scaling of the SIMD width does not necessarily lead to a
performance gain. On a 3.6GHz Pentium 4 processor, the speedup of an 8-way SIMD
implementation compared to a scalar implementation has been measured for FFT sizes up
to 100 [FP07]. For most FFT sizes, the speedup is below a factor of four.
4.4 Derivation of SIMD radix-2 and mixed-radix FFT
algorithms
Below, a short radix-2 FFT algorithm is developed, which shows that radix-2 FFTs can
be eﬃciently vectorized if the FFT size is at least twice the vector length. For mixed-
radix FFTs, stricter constraints are necessary: An algorithm is proposed that enables an
eﬃcient vectorization of FFTs under the constraint that the FFT size is a multiple of the
squared vector length. In this context, eﬃcient vectorization means that all FFT stages
operate on complete vectors and the number and complexity of permutation stages on
vector elements is minimized.
4.4.1 Short radix-2 FFT algorithm
Vectorizing an FFT requires that all DFT stages are written as Kronecker products of the
DFT matrix with V × V identity matrices (e. g. Wx ⊗ IV ). Hence, the smallest radix-2
FFT size that potentially can be vectorized in this manner is NDFT = 2 · V . A vectorized
algorithm for an FFT size that is twice the vector length can be developed by repeatedly
applying equation (4.5):
W2·V = (WV ⊗ I2) ·P2V ·D2V · (W2 ⊗ IV ) (4.29)
=
(((
WV/2 ⊗ I2
) ·P2V/2 ·D2V/2 · (W2 ⊗ IV/2))⊗ I2) ·P2V ·D2V · (W2 ⊗ IV )
=
(
WV/2 ⊗ I4
) · (P2V/2 ⊗ I2) · (D2V/2 ⊗ I2) · (W2 ⊗ IV ) ·P2V ·D2V · (W2 ⊗ IV )
=
(((
WV/4 ⊗ I2
) ·P2V/4 ·D2V/4 · (W2 ⊗ IV/4))⊗ I4)
· (P2V/2 ⊗ I2) · (D2V/2 ⊗ I2) · (W2 ⊗ IV ) ·P2V ·D2V · (W2 ⊗ IV )
=
(
WV/4 ⊗ I8
) · (P2V/4 ⊗ I4) · (D2V/4 ⊗ I4) · (W2 ⊗ IV )
· (P2V/2 ⊗ I2) · (D2V/2 ⊗ I2) · (W2 ⊗ IV )
·P2V ·D2V · (W2 ⊗ IV )
= . . .
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The decomposition in (4.29) leads to the self-sorting decimation in frequency (DIF) FFT
algorithm [Tem83]. The complete algorithm may be written as:
W2·V = T0 ·T1 · · ·Tlog2(V )−1 ·Tlog2(V ) =
log2(V )∏
i=0
Ti
with Ti =
(
P22i ⊗ IV/2i
) (
D22i ⊗ IV/2i
)
(W2 ⊗ IV )
(4.30)
In equation (4.30), all radix-2 FFT stages operate on complete vectors (W2 ⊗ IV ). The
algorithm requires log2 (V ) permutation stages on pairs of vectors.
1 This is the theoretical
minimum number of permutation stages, as every element of each output vector of the
DFT depends on every element of each input vector; the necessary reordering requires at
least log2 (V ) permutation operations.
Figure 4.3 displays the signal-ﬂow graph of an 8-point vectorized self-sorting DIF FFT
for a vector length of four. The matrix representation is shown in equation (4.31). The
diﬀerent stages of the algorithm are marked by Roman numbers in the equation and the
ﬁgure; the signals ﬂow from left to right. Data vectors have also been highlighted by light
gray boxes in the radix-2 FFT stages.
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Figure 4.3: Signal-ﬂow graph for a vectorized 8-point FFT for a SIMD width of four
complex-valued elements.
W8 = (W2 ⊗ I4)︸ ︷︷ ︸
VII
· (P22 ⊗ I2)︸ ︷︷ ︸
VI
· (D22 ⊗ I2)︸ ︷︷ ︸
V
· (W2 ⊗ I4)︸ ︷︷ ︸
IV
· P24︸︷︷︸
III
· D24︸︷︷︸
II
· (W2 ⊗ I4)︸ ︷︷ ︸
I
(4.31)
1The permutation stage for i = 0 degenerates to a product with an identity matrix:P21 ⊗ IV = I2·V .
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Extension to longer radix-2 FFTs
An extension of the FFT algorithm for NDFT = 2 · V to longer radix-2 FFTs can be done
by adding further factors to the FFT and applying equation (4.5) to decompose the FFT.
Equation (4.32) shows the algorithm for an N -point radix-2 FFT for N ≥ 2 · V . The
principle structure of the algorithm stays the same. The number of permutation stages
increases, yet the number and complexity of permutation operations that require vector
element permutations is the same as before; all additional permutation stages perform
permutations on complete vectors.
WN =
log2(N)−1∏
i=0
(
P22i ⊗ IN/2i+1
) (
D22i ⊗ IN/2i+1
) (
W2 ⊗ IN/2
)
(4.32)
Using equation (4.32), any power of two DFT, whose size is at least twice the vector length,
can be vectorized with all radix-2 FFT stages operating on complete vectors and exactly
log2 (V ) permutation stages on pairs of vectors for the reordering of elements during the
FFT.
Vectorization of short mixed-radix FFTs
An extension of the FFT algorithm in equation (4.30) for NDFT = 2 · V to the mixed-
radix case can be done by adding a factor m that contains all non-power of two factors
(e. g. m = 3a · 5b). Using the basic FFT decomposition formula (4.5), the following FFT
algorithm can be derived:
W2·V ·m = (W2·V ⊗ Im) ·Pm2·V ·Dm2·V · (Wm ⊗ I2·V ) (4.33)
=
log2(V )∏
i=0
Ti
⊗ Im
 ·Pm2·V ·Dm2·V · (Wm ⊗ I2·V )
= Pm2·V ·
Im ⊗ log2(V )∏
i=0
Ti
 ·Dm2·V · (Wm ⊗ I2·V )
W2·V ·m = Pm2·V ·
log2(V )∏
i=0
(
Im ⊗P22i ⊗ IV/2i
) (
Im ⊗D22i ⊗ IV/2i
)
(Im ⊗W2 ⊗ IV )

·Dm2·V · (Wm ⊗ I2·V ) (4.34)
A closer look at equation (4.34) shows that all radix-2 as well as the m-point FFT stage
operate on complete vectors (vector elements at a distance of m vectors for the radix-
2 stages and vector elements at a distance of two vectors for the m-point FFT stage),
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independent of the further decomposition of the m-point FFT into smaller DFTs. Yet,
the additional factor m introduces a vector element permutation deﬁned by Pm2·V .
The permutation matrix Pm2·V deﬁnes a stride by 2 · V permutation on 2 · V ·m vectors.
Figure 4.4 depicts an example for m = 3 and V = 4; the permutation input has a length of
six vectors. In the example, each output vector contains values from three input vectors;
hence, P38 can be realized by two separate permutation stages with three input and output
vectors each. In general, the complexity of Pm2·V depends on m and the ratio of m to the
vector length V .
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Figure 4.4: Stride permutation deﬁned by P38 for a vector length of four elements
The permutation deﬁned by Pm2·V is the last processing stage of the algorithm and cannot be
interleaved with any of the previous processing stages to hide the permutation overhead.
Moving the permutation to the right of the processing step for W2·V would enable an
interleaving of DFT stages and permutation stages, yet moving Pm2·V also increases the
complexity of permutation stages during the 2 · V -point FFT, as can be seen below:
Pm2·V ·
log2(V )∏
i=0
(
Im ⊗P22i ⊗ IV/2i
) (
Im ⊗D22i ⊗ IV/2i
)
(Im ⊗W2 ⊗ IV )

=
log2(V )∏
i=0
(
P22i ⊗ Im·V/2i
) (
D22i ⊗ Im·V/2i
)
(W2 ⊗ Im·V )
 ·Pm2·V
(4.35)
The permutations deﬁned by P22i ⊗ Im·V/2i during the 2 · V -point FFT in equation (4.35)
are more complex than permutations in the radix-2 case. In the radix-2 case (P22i ⊗ IV/2i),
permutations are performed on blocks of 1, 2, 4, . . . , V/2 vector elements (P2V ,P
2
V/2 ⊗ I2,
P2V/4 ⊗ I4, . . . , P22 ⊗ IV/2). The vector length is always a multiple of the block size, thus
the alignment on data vectors is preserved.
In the mixed-radix case (P22i ⊗ Im·V/2i), permutations are performed on blocks of m, 2 ·m,
4·m, . . . , m·V/2 vector elements (P2V ⊗Im ,P2V/2⊗I2·m, P2V/4⊗I4·m, . . . , P22⊗Im·V/2). These
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permutations do not preserve the alignment on vectors, as can be seen by the examples
in ﬁgure 4.5 for m = 3 and V = 4. The ﬁrst permutation stage (ﬁgure 4.5a), deﬁned
by P24 ⊗ I3, operates on blocks of three vector elements. The permuted blocks have to
be stored across data vectors. The same eﬀect occurs for the second permutation stage
(ﬁgure 4.5b), deﬁned by P22 ⊗ I6.
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(b) Permutation on blocks of six elements
Figure 4.5: Permutations in between radix-2 FFT stages for the mixed-radix FFT with
m = 3 and V = 4: (a) P24 ⊗ I3 and (b) P22 ⊗ I6
Another reason why the short mixed-radix FFT algorithm has a higher complexity than
the short radix-2 FFT algorithm is the implementation of permutations on the diﬀerent
permutation networks of the proposed scalable SIMD architecture. Permutations for the
radix-2 FFT can mostly be mapped on simple masked butterﬂy permutations on pairs of
vectors (see section 4.4.3), yet this is not possible for Pm2·V . Hence, the mixed-radix FFT
requires a more restrictive constraint on the ratio between SIMD vector length V and FFT
length than the radix-2 FFT. In the radix-2 case, the constraint that the FFT size should
be at least twice the vector length is suﬃcient.
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4.4.2 Mixed-radix FFT algorithm
The mixed-radix algorithm in equation (4.34) for NDFT = 2 ·V ·m does not enable eﬃcient
vector implementations for arbitrary m, due to the complexity of the permutation stage
deﬁned by Pm2·V . If m is a multiple of the vector length V (i. e. m = l · V ), the complexity
of the vector element permutation is no longer dependent on the non-power of two factors
in m. This can be shown by applying equation (4.17):
Pl·V2·V =
(
Pl2·V ⊗ IV
) · (Il ⊗PV2·V ) (4.36)
Therefore, the constraint that the FFT size should be a multiple of the squared vector
length could be a suﬃcient constraint for the vectorization of mixed-radix FFTs. In the
following, an FFT algorithm is developed, which evidences that an eﬃcient vectorization
of mixed-radix FFTs is indeed possible if the FFT size fulﬁlls this constraint.
Mixed-radix FFT algorithm derivation
The proposed mixed-radix FFT algorithm is designed for an FFT size NDFT = V ·M · V .
Here, the factor M contains all non-power of two factors. The DFT matrix WV ·M ·V is
ﬁrst decomposed into three factors by applying the basic FFT decomposition in equation
(4.5) twice:
WVMV = (WVM ⊗ IV ) ·PVMV ·DVMV · (WV ⊗ IVM)
=
((
(WV ⊗ IM) ·PMV ·DMV · (WM ⊗ IV )
)⊗ IV )
·PVMV ·DVMV · (WV ⊗ IVM)
= (WV ⊗ IM ⊗ IV ) ·
(
PMV ⊗ IV
) · (DMV ⊗ IV ) · (WM ⊗ IV ⊗ IV )
·PVMV ·DVMV · (WV ⊗ IVM)
(4.37)
Next, the permutation stages can be reordered by applying formula manipulations as
deﬁned in section 4.2.2. The permutation deﬁned by PMV ⊗ IV can be moved to the left
by ﬁrst applying formula (4.14) and then formula (4.16).
WVMV =
((
(WV ⊗ IM) ·PMV
)⊗ IV ) · (DMV ⊗ IV ) · (WM ⊗ IV ⊗ IV )
·PVMV ·DVMV · (WV ⊗ IVM)
=
(
PMV ⊗ IV
) · (IM ⊗WV ⊗ IV ) · (DMV ⊗ IV ) · (WM ⊗ IV ⊗ IV )
·PVMV ·DVMV · (WV ⊗ IVM)
(4.38)
Permutation PVMV can also be moved to the left using formula (4.16). The result can be
represented by three consecutive matrix operations TV1 , TM , and TV2 :
WVMV =
(
PMV ⊗ IV
) · (IM ⊗WV ⊗ IV ) · (DMV ⊗ IV ) ·PVMV · (IV ⊗WM ⊗ IV )
·DVMV · (WV ⊗ IVM) (4.39)
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WVMV =
(
PMV ⊗ IV
) · (IM ⊗WV ⊗ IV ) ·PVMV · (IV ⊗DMV ) · (IV ⊗WM ⊗ IV ) (4.40)
·DVMV · (WV ⊗ IVM)
WVMV = TV1 ·TM ·TV2 (4.41)
TV1 =
(
PMV ⊗ IV
) · (IM ⊗WV ⊗ IV ) ·PVMV (4.42)
TM =
(
IV ⊗DMV
) · (IV ⊗WM ⊗ IV ) (4.43)
TV2 = D
V
MV · (WV ⊗ IVM) (4.44)
The matrix operations deﬁned by TV2 and TM (equations (4.43) and (4.44)) can be directly
mapped on vector operations: All DFT stages operate on complete vectors, as evidenced
by the Kronecker products with unity matrices of length V . The multiplications by twiddle
factor matrices are also vectorizable, as the twiddle factor matrices are diagonal matrices.
Formula TV1 in equation (4.42) contains the permutation matrix P
V
MV , which cannot be
directly vectorized. Hence, further formula manipulations are necessary. Using formula
(4.18), permutation matrix PVMV can be split into a pair of permutations. Next, the
matrices are reordered using formula (4.15):
TV1 =
(
PMV ⊗ IV
) · (IM ⊗WV ⊗ IV ) ·PVMV
=
(
PMV ⊗ IV
) · (IM ⊗WV ⊗ IV ) · (IM ⊗PVV ) · (PVM ⊗ IV )︸ ︷︷ ︸
PVMV
=
(
PMV ⊗ IV
) · (IM ⊗ ((WV ⊗ IV ) ·PVV )) · (PVM ⊗ IV )
(4.45)
Permutation PVM ⊗ IV performs a reordering of complete data vectors, which is later
reversed by PMV ⊗ IV . This can be shown by applying formulas (4.19) and (4.20); the
formula can be simpliﬁed using (4.23).
TV1 =
((
PMV ⊗ IV
)−1)−1 · (IM ⊗ ((WV ⊗ IV ) ·PVV )) · (PVM ⊗ IV )
=
(
PVM ⊗ IV
)−1 · (IM ⊗ ((WV ⊗ IV ) ·PVV )) · (PVM ⊗ IV )
=
(
IM ⊗
(
(WV ⊗ IV ) ·PVV
))PVM⊗IV (4.46)
Matrix TV2 can be rewritten in a similar manner by expanding with
(
PMV ⊗ IV
)·(PVM ⊗ IV )
and applying formulas (4.16), (4.20) and (4.23).
TV2 = D
V
MV · (WV ⊗ IVM)
= DVMV · (WV ⊗ IVM)
(
PMV ⊗ IV
) · (PVM ⊗ IV )︸ ︷︷ ︸
IVMV
= DVMV ·
(
PMV ⊗ IV
) · (IM ⊗WV ⊗ IV ) · (PVM ⊗ IV )
= DVMV · (IM ⊗WV ⊗ IV )P
V
M⊗IV
(4.47)
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Using formulas (4.47), (4.43), and (4.46), the complete FFT algorithm may be written as
follows:
WVMV =
(
IM ⊗
(
(WV ⊗ IV ) ·PVV
))PVM⊗IV
· (IV ⊗DMV ) · (IV ⊗WM ⊗ IV )
·DVMV · (IM ⊗WV ⊗ IV )P
V
M⊗IV
(4.48)
Mixed-radix FFT algorithm properties
The FFT algorithm deﬁned by equation (4.48) can be eﬃciently vectorized, independent
of the further decomposition of V -point and M -point DFTs. All FFT stages (WV ⊗ IV
and WM ⊗ IV ) operate on complete data vectors. Furthermore, the algorithm contains
only one permutation on vector elements, deﬁned by PVV . The permutation P
V
V does not
depend on M , which contains the non-power of two factors, and can be carried out in
log2 (V ) permutation stages on pairs of vectors (see section 4.4.3). The number of permu-
tation stages is the same as for the radix-2 FFT algorithm. If the V -point DFT in TV1
(equation (4.46)) is further decomposed into a series of log2 (V ) radix-2 butterﬂy stages,
the permutation stages can be interleaved with the radix-2 butterﬂy stages. The decom-
position of permutations and the interleaving with radix-2 butterﬂy stages are explained
in detail in section 4.4.3.
The FFT algorithm consists of two parts, a pair of V -point DFTs, deﬁned by TV1 and
TV2 , and an M -point DFT, deﬁned by TM . Both TV1 and TV2 share a similar structure.
The only diﬀerences are that TV1 contains a permutation by matrix P
V
V and TV2 com-
prises a twiddle factor multiplication (with DVMV ). The actual processing of the V -point
FFTs is enclosed by a similarity transformation by PVM ⊗ IV (see formula (4.23)). This
transformation describes the addressing of data vectors: Every M -th data vector is used
as input for one V -point FFT on data vectors, e. g. vectors 0, M , 2 ·M , . . . , (V − 1) ·M
are the input vectors for the ﬁrst V -point FFT. The output of the V -point FFT is stored
at the same positions (every M -th vector). The Kronecker product IM ⊗ . . . means that
M V -point FFTs have to be carried out in this manner on diﬀerent input vectors. Figure
4.6 illustrates the data ﬂow between V -point and M -point FFT stages by an example for
M = 3 and V = 4.
The matrix operations deﬁned by TV1 and TV2 only depend on the factor M to a minor
degree. M inﬂuences the values (and the length) of the twiddle factor matrix DVMV , the
addressing of data vectors (described by PVM ⊗ IV ), and the number of V -point radix-2
FFTs. The twiddle factor matrix can be automatically generated for any value of M ,
the additional eﬀort if M changes is negligible. From an implementation point of view,
the addressing of data vectors and the number of FFTs can be adjusted by parametrizing
pointer increments and loop iteration counts with M . Therefore, both TV1 and TV2 can
be computed, implemented, and optimized once and later reused for arbitrary M . This
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Figure 4.6: Block diagram of a 48-point mixed-radix FFT for a vector length of four
is a major advantage in comparison to the FFT algorithm by Franchetti and Püschel
[FP03, FVP07].
The M -point DFT, deﬁned by TM , performs V FFTs, each operating on M consecutive
data vectors. All operations are operations on complete data vectors. Hence, any algorithm
can be applied to decompose WM into smaller DFTs. Furthermore, M may take on
arbitrary values; therefore, arbitrary DFTs can be vectorized as long as the constraint
that the DFT size is a multiple of the squared SIMD vector length is satisﬁed.
4.4.3 Permutations for the vectorized FFT algorithms
This section consists of two parts. Firstly, it is proven that the permutation PVV , which
is required for the mixed-radix FFT (with NDFT = V ·M · V ), can be decomposed into
the same stride permutations used for the radix-2 FFT (with NDFT ≥ 2 · V ) and some
additional permutations, which permute entire vectors. The interleaving of the required
permutations with the radix-2 FFT stages is also demonstrated. Secondly, permutation
operations based on butterﬂy permutations on pairs of vectors are explained. These per-
mutation operations are better suited for single-vector permutation networks than stride
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permutations and can be realized by pre-deﬁned butterﬂy permutation instructions on all
implemented permutation networks.
Decomposition of permutations for the mixed-radix FFT
The proposed radix-2 FFT algorithm for NDFT = 2 · V (equation (4.30)) requires log2 (V )
permutation operations that reorder vector elements. These permutation stages operate
on pairs of vectors and can be written as:
P22i ⊗ IV/2i ∀i ∈ [1, log2 (V )] (4.49)
The permutation PVV , which is required for the mixed-radix FFT performs exactly the same
permutations on vector elements (and some permutations on complete vectors). This can
be proven by decomposing PVV into smaller factors using formula (4.17) and then formula
(4.18). For a vector length of four, the permutation may be decomposed as:
P44 =
(
P24 ⊗ I2
) · (I2 ⊗P24)
=
(
I2 ⊗P22 ⊗ I2
)︸ ︷︷ ︸
A1
· (P22 ⊗ I4)︸ ︷︷ ︸
B1
· (I2 ⊗P24)︸ ︷︷ ︸
C1
(4.50)
The permutation deﬁned by B1 performs a permutation on complete vectors; matrices A1
and C1 perform exactly the same permutations as required for the radix-2 FFT. If the
vector length is doubled (V = 8), the number of permutation stages on vector elements
increases to three, as in the radix-2 case. The decomposition is also done by ﬁrst applying
formula (4.17) and then formula (4.18).
P88 =
(
P48 ⊗ I2
) · (I4 ⊗P28)
=
(
I2 ⊗P44 ⊗ I2
)︸ ︷︷ ︸
A2
· (P42 ⊗ I8)︸ ︷︷ ︸
B2
· (I2 ⊗P28)︸ ︷︷ ︸
C2
(4.51)
Here, permutation B2 is again a permutation on complete vectors. Matrix C2 deﬁnes the
ﬁrst permutation stage on vector elements and A2 deﬁnes the remaining two permutation
stages, which can be computed by extending the permutations deﬁned in (4.50) by a
Kronecker product with a 2 × 2 identity matrix. In the same manner, the permutation
stages for an arbitrary vector length V can be computed recursively from the permutations
for P
V/2
V/2:
PVV =
(
P
V/2
V ⊗ I2
)
· (IV/2 ⊗P2V )
=
(
I2 ⊗PV/2V/2 ⊗ I2
)
·
(
P
V/2
2 ⊗ IV
)
· (I2 ⊗P2V ) (4.52)
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The permutation stages required for PVV can also be eﬃciently interleaved with the pro-
cessing of a V -point FFT, i. e. each permutation stage on pairs of vectors is followed by
a radix-2 FFT stage on the same pairs of vectors. This enables a better scheduling of
instructions on the processor. The principle approach is explained in the following. First,
the V -point DFT matrix and the permutation matrix are decomposed into smaller factors
using formula (4.5) and formula (4.17). Next, the permutation deﬁned by P2V/2 ⊗ IV is
moved to the left using formula (4.16). The same formula is then applied for interleaving
P
V/2
V ⊗ I2 with the two DFT operations.
(WV ⊗ IV ) ·PVV =
(
WV/2 ⊗ I2·V
) · (P2V/2 ⊗ IV ) · (D2V/2 ⊗ IV ) · (W2 ⊗ IV ·V/2)︸ ︷︷ ︸
WV ⊗IV
·
(
P
V/2
V ⊗ I2
)
· (IV/2 ⊗P2V )︸ ︷︷ ︸
PVV
=
(
P2V/2 ⊗ IV
) · (I2 ⊗WV/2 ⊗ IV ) · (D2V/2 ⊗ IV ) (4.53)
· (W2 ⊗ IV ·V/2) · (PV/2V ⊗ I2) · (IV/2 ⊗P2V )
=
(
P2V/2 ⊗ IV
) · (I2 ⊗WV/2 ⊗ IV ) · (PV/2V ⊗ I2)︸ ︷︷ ︸
Ω
· (IV/2 ⊗D2V/2 ⊗ I2) · (IV/2 ⊗W2 ⊗ IV ) · (IV/2 ⊗P2V )
=
(
P2V/2 ⊗ IV
) ·Ω · (IV/2 ⊗D2V/2 ⊗ I2) · (IV/2 ⊗W2 ⊗ IV ) · (IV/2 ⊗P2V )
The matrix Ω requires further processing to prove that the permutation stages on vector
elements can always be interleaved with the processing of smaller DFTs. The permutation
matrix P
V/2
V can be decomposed into two permutations using formula (4.18). Next, the
matrices can be reordered by applying formula (4.14).
Ω =
(
I2 ⊗WV/2 ⊗ IV
) · (PV/2V ⊗ I2)
=
(
I2 ⊗WV/2 ⊗ IV
) · (I2 ⊗PV/2V/2 ⊗ I2) · (PV/22 ⊗ IV )︸ ︷︷ ︸
P
V/2
V ⊗I2
=
(
I2 ⊗
((
WV/2 ⊗ IV/2
) ·PV/2V/2)⊗ I2) · (PV/22 ⊗ IV )
(4.54)
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Applying Ω to formula (4.53) leads to equation (4.55). The equation has been simpliﬁed
by formula (4.23), as
(
P2V/2 ⊗ IV
)
is the inverse permutation of
(
P
V/2
2 ⊗ IV
)
.
(WV ⊗ IV ) ·PVV =
(
I2 ⊗
((
WV/2 ⊗ IV/2
) ·PV/2V/2)⊗ I2)
(
P
V/2
2 ⊗IV
)
· (IV/2 ⊗D2V/2 ⊗ I2) · (IV/2 ⊗W2 ⊗ IV ) · (IV/2 ⊗P2V ) (4.55)
Formula (4.55) deﬁnes the radix-2 butterﬂy stages and the permutation stages recursively
based on
(
WV/2 ⊗ IV/2
) · PV/2V/2. Each step of the recursion adds one radix-2 FFT stage
and one permutation stage on elements of pairs of vectors. The permutation deﬁned by(
P
V/2
2 ⊗ IV
)
performs a reordering of complete data vectors, which is later reversed.
Permutation stages based on butterﬂy permutations
The permutations in the above-described algorithms are based on stride permutations on
pairs of vectors (see e. g. ﬁgures 4.4 and 4.5). The required stride permutations have two
drawbacks concerning the implementation on the scalable SIMD processor architecture:
Firstly, none of the implemented permutation networks directly supports stride permuta-
tion by specialized instructions. Hence, stride permutations have to be deﬁned manually
using permutation registers to store the stride permutation pattern. Furthermore, some
stride permutations potentially cannot be realized on an inverse butterﬂy network in one
permutation operation.
Secondly, stride permutations on pairs of vectors are relatively complex, as each output
vector contains permuted elements of both input vectors. This has no impact on the
realization on double-vector networks, yet multiple consecutive permutation operations
are required on a single-vector network. An example for P24 and V = 4 is shown in
ﬁgure 4.7. On a single-vector permutation network, P24 may be realized by a pair of
masked butterﬂy permutations (masking is represented by light gray boxes) and a pair of
concluding permutations on single vectors.
Masked butterﬂy permutations are well suited for an FFT implementation, as they are
directly supported by specialized instructions and enable permuting values from two vec-
tors eﬃciently. Each output vector of a masked butterﬂy permutation contains V/2 non-
permuted elements from one input vector, which are preserved by masking, and V/2 per-
muted elements from the second input. Figure 4.8 shows the possible masked butterﬂy
permutations on pairs of vectors for a vector length of eight, as well as the corresponding
representation by permutation matrix formulas.
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Figure 4.7: Stride permutation (a) based on P24 for V = 4 and realization on a single-vector
permutation network (b)
Any masked butterﬂy permutation PBBfy on pairs of vector, which permutes blocks of
B elements (B = 2b < V ), can be expressed by permutation matrices based on stride
permutations:
PBBfy =
log2(V/B)−1∏
i=1
(
I2i−1 ⊗P22 ⊗ IV/2i
) · (P2V/B ⊗ IB) (4.56)
A vectorized FFT algorithm applies permutation operations on vector elements to perform
the sorting of elements  for example, a bit-reversal for the pure radix-2 FFT  and
for processing vector elements together during the radix-2 FFT stages. The latter is
necessary, as every output element of the FFT is a weighted sum of all the input elements.
A sequence of log2 (V ) masked butterﬂy permutations with decreasing blocks sizes (B ∈
[V/2, V/4, . . . , 2, 1]), interleaved with radix-2 FFT stages, suﬃces for the joint processing
of vector elements during radix-2 stages. The sorting of FFT outputs can be realized by
permutations of complete vectors if the FFT size is a multiple of the squared vector length.
If the FFT size is not a multiple of the squared vector length, a ﬁnal permutation stage is
necessary for the sorting.
This is illustrated by the following example of an 8-point FFT for a vector length of four,
based on formula (4.30). First, the permutation matrix P24 is expanded using formula
(4.18). The resulting permutation P22⊗I2 is already a butterﬂy permutation; permutation
I2 ⊗ P22 can be moved to the next permutation stage on the left. Here, (D22 ⊗ I2)(I2⊗P
2
2)
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Figure 4.8: Masked butterﬂy permutations with diﬀerent block sizes B for a vector length
of eight: (a) B = 4, (b) B = 2, (c) B = 1
results in a modiﬁed ordering of twiddle factors (based on formula (4.23)), but does not
inﬂuence the vectorization.
W8 = (W2 ⊗ I4) ·
(
P22 ⊗ I2
) · (D22 ⊗ I2) · (W2 ⊗ I4) ·P24 ·D24 · (W2 ⊗ I4)
= (W2 ⊗ I4) ·
(
P22 ⊗ I2
) · (D22 ⊗ I2)
· (W2 ⊗ I4) ·
(
I2 ⊗P22
) · (P22 ⊗ I2)︸ ︷︷ ︸
P24
·D24 · (W2 ⊗ I4) (4.57)
W8 = (W2 ⊗ I4) ·
(
P22 ⊗ I2
) · (I2 ⊗P22) · (D22 ⊗ I2)(I2⊗P22)
· (W2 ⊗ I4) ·
(
P22 ⊗ I2
) ·D24 · (W2 ⊗ I4) (4.58)
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Next, the formula is expanded by (I2 ⊗P22) · (I2 ⊗P22). The expression can be simpliﬁed
by applying formula (4.18). Finally, permutations are reordered using formula (4.16).
W8 =
(
I2 ⊗P22
) · (I2 ⊗P22)︸ ︷︷ ︸
I8
· (W2 ⊗ I4) ·
(
P22 ⊗ I2
) · (I2 ⊗P22) · (D22 ⊗ I2)(I2⊗P22)
· (W2 ⊗ I4) ·
(
P22 ⊗ I2
) ·D24 · (W2 ⊗ I4)
=
(
I2 ⊗P22
) · (W2 ⊗ I4) · (I2 ⊗P22) · (P22 ⊗ I2)︸ ︷︷ ︸
P24
· (I2 ⊗P22) · (D22 ⊗ I2)(I2⊗P22)
· (W2 ⊗ I4) ·
(
P22 ⊗ I2
) ·D24 · (W2 ⊗ I4)
=
(
I2 ⊗P22
) · (W2 ⊗ I4) ·P24 · (I2 ⊗P22) · (D22 ⊗ I2)(I2⊗P22)
· (W2 ⊗ I4) ·
(
P22 ⊗ I2
) ·D24 · (W2 ⊗ I4)
=
(
I2 ⊗P22
)︸ ︷︷ ︸
ﬁnal perm.
· (W2 ⊗ I4) ·
(
P22 ⊗ I2
) ·P24︸ ︷︷ ︸
P1Bfy
· (D22 ⊗ I2)(I2⊗P22)
· (W2 ⊗ I4) ·
(
P22 ⊗ I2
)︸ ︷︷ ︸
P2Bfy
·D24 · (W2 ⊗ I4)
(4.59)
The resulting FFT algorithm comprises two masked butterﬂy permutations and one ﬁnal
permutation stage that produces the correct ordering of output values. Figure 4.9 depicts
the resulting signal ﬂow graph, the signal ﬂow graph for the same FFT size with stride
permutations is shown in ﬁgure 4.3.
The implementations of radix-2 and mixed-radix FFT algorithms in the next section re-
place all stride permutations by butterﬂy permutations. For FFT sizes that are a multiple
of the squared vector length, log2 (V ) masked butterﬂy permutations are required. Short
radix-2 FFTs (2 ·V ≤ NDFT < V 2) on processors with single-vector permutation networks
require one additional permutation stage at the end of the FFT for sorting the outputs.
On processors with double-vector permutation networks, the sorting can be realized by
replacing the last butterﬂy permutation stage with a more elaborate permutation stage
on pairs of vectors.
4.5 Radix-2 and mixed-radix FFT implementations
based on LTE
LTE requires FFT sizes between 128 and 2048 for the IDFT at the transmitter (and the
DFT at the receiver). The DFT-spreading in SC-FDMA is done by mixed-radix FFTs
with lengths ranging from 12 to 1200. All required radix-2 FFTs have been implemented.
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Figure 4.9: 8-point SIMD FFT algorithm with butterﬂy permutations
Furthermore, all remaining short radix-2 FFTs that satisfy the constraint that the length
of the FFT is at least twice the SIMD vector length have been implemented. The short
radix-2 FFTs allow investigating the impact of an increased permutation complexity on
the performance for diﬀerent permutation networks. Only some mixed-radix FFTs have
been implemented, because the constraint that the FFT size should be a multiple of the
squared vector length prevents an implementation based on the proposed mixed-radix FFT
algorithm for many FFT sizes. Here, the SIMD vector length V refers to the number of
32-bit elements in a vector, as each element of the FFT consists of a 16-bit real part and a
16-bit imaginary part. Table 4.2 summarizes the constraints for diﬀerent vector lengths.
Table 4.2: Constraints for radix-2 and mixed-radix FFT sizes for diﬀerent vector lengths
SIMD bit width 128 256 512 1024
Vector length [32-bit elements] 4 8 16 32
Minimum radix-2 FFT size 8 16 32 64
Minimum mixed-radix FFT size 16 ·M 64 ·M 256 ·M 1024 ·M
All mixed-radix FFTs required for SC-FDMA in LTE that satisfy the constraint for a SIMD
bit width of 256 bit have been implemented on the 128-bit and 256-bit SIMD processors.
A 768-point FFT algorithm has also been implemented on the 512-bit SIMD processors.
Hence, the speedup, when the constraint is fulﬁlled can be measured. Furthermore, 384-
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point FFT algorithms for 512-bit and 1024-bit processors have been implemented, enabling
to measure the performance for the case that the constraint is not fulﬁlled. Table 4.3 lists
all implemented FFTs.
Table 4.3: Implemented radix-2 and mixed-radix FFTs
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128 bit X X X X X X X X X X X X X X X
256 bit X X X X X X X X X X X X X X
512 bit X X X X X X X X X
1024 bit X X X X X X X
Before discussing the performance of the implemented FFTs in section 4.6, relevant in-
formation on the implementation is provided. First, the grouping of FFT stages to avoid
memory access is explained. Next, the algorithms for the calculation of basic radix-2,
radix-3, radix-5, and radix-6 butterﬂy stages are introduced. Afterwards, diﬀerences be-
tween the implementation of permutation operations on the various permutation networks
are discussed. In the last part of this section, the implementation of short mixed-radix
FFTs that cannot be realized by the mixed-radix FFT algorithm is explained.
4.5.1 Grouping of FFT stages
As the scalable SIMD processor architecture has a limited number of vector registers (16
general-purpose SIMD vector registers, see chapter 3.1.4), not all FFTs can be imple-
mented without spilling data to memory between FFT stages. Short radix-2 FFTs that
require at most eight data vectors2 can be implemented in a single step, without spilling.
The maximum FFT size for processing the FFT in a single step is 8 · V ; hence, the three
shortest implemented radix-2 FFTs can be implemented in one step for all vector lengths.
The FFT sizes are listed in table 4.4.
Longer radix-2 and mixed-radix FFTs have to be split into groups of consecutive FFT
stages, which process a subset of the complete DFT. The complete processing of the
grouped FFT stages is realized by loops on the input data. The grouping of FFT stages is
done to achieve a good ratio between computational operations on the VALU and VMAC
and memory access operations on the VLSU. The computational operations cannot be
2The remaining vector registers are used for twiddle factor vectors and intermediate results.
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Table 4.4: Short radix-2 FFTs that ﬁt into the vector register ﬁle
SIMD width 128 bit 256 bit 512 bit 1024 bit
FFT sizes 8, 16, 32 16, 32, 64 32, 64, 128 64, 128, 256
avoided, as they are necessary for the FFT algorithm. Hence, the utilization of the VALU
and the VMAC is a lower boundary for the runtime of a loop on a LIW processor ar-
chitecture. Useful VALU and VMAC operations and memory access operations can be
performed in parallel in one LIW operation. If the number of memory access operations is
smaller than or equal to the number of useful operations on the VALU or VMAC, an over-
head due to memory access can potentially be avoided by eﬃcient LIW programming. If
more memory access operations are required than computational operations on the VALU
or VMAC, the runtime is determined by the number of memory access operations.
As each FFT stage operates on complete vectors and consecutive stages process diﬀerent
data values, the register demand increases with the number of consecutive DFT stages.
Next to the registers for input data, further registers are required for twiddle factors and
intermediate results. In particular, radix-3, radix-5, and radix-6 FFT stages require many
data vectors for intermediate results (see section 4.5.2). Based on these restrictions, at
most three consecutive radix-2 stages can be grouped together (eight input data vectors).
Radix-5 and radix-6 stages cannot be eﬃciently grouped together with other FFT stages,
due to the high register demand for intermediate values. Multiple radix-3 stages also
cannot be grouped together, yet a radix-3 stage can potentially be combined with one or
two radix-2 FFT stages (depending on the number of registers required for twiddle factors).
In the majority of cases, consecutive radix-3 and radix-2 stages should be replaced by a
radix-6 stage, which has a lower computational complexity (see section 4.5.2).
In case only two radix-2 FFT stages can be grouped together (i. e. all other stages already
have been grouped together), the number of operations for loading and storing data is the
same as the number of useful operations on the VALU and the VMAC (see section 3.1.4,
table 3.6). In case further memory access is necessary for twiddle factors, the runtime
is dominated by memory access. A single radix-2 FFT stage always requires more clock
cycles on the VLSU than on the VALU or the VMAC.
Table 4.5 lists the decompositions of radix-2 and mixed-radix FFTs into groups of FFT
stages for diﬀerent SIMD widths. Groups of FFT stages, whose performance is degraded by
memory access, are emphasized by using bold font and underlines (e. .g. 2). In most cases,
the decomposition into groups of FFT stages is the same for all SIMD vector lengths. The
only exceptions are the 1024-point and the 384-point FFTs. The 384-point FFT requires
a diﬀerent grouping of FFT stages on 512-bit and 1024-bit SIMD processors than on
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processors with a smaller SIMD width, as a diﬀerent FFT algorithm is used, because the
constraint for the vectorization of the mixed-radix FFT is not satisﬁed (see section 4.5.4).
Table 4.5: Decomposition of long radix-2 and mixed-radix FFTs into groups of FFT stages
in loops. The notation 2x means that x radix-2 stages are grouped together.
SIMD bit width 128 bit 256 bit 512 bit 1024 bit
64-pt. FFT 23, 23 short FFT short FFT short FFT
128-pt. FFT 23, 2, 23 23, 2, 23 short FFT short FFT
256-pt. FFT 23, 22, 23 23, 22, 23 23, 22, 23 short FFT
512-pt. FFT 23, 23, 23 23, 23, 23 23, 23, 23 23, 23, 23
1024-pt. FFT 23, 23, 2, 23 23, 23, 2, 23 23, 23, 2, 23 23, 22, 22, 23
2048-pt. FFT 23, 23, 22, 23 23, 23, 22, 23 23, 23, 22, 23 23, 23, 22, 23
192-pt. FFT 23, 3, 23 23, 3, 23  
384-pt. FFT 23, 6, 23 23, 6, 23 23, 3 · 2, 23 22, 2 · 3 · 2, 2, 22
576-pt. FFT 23, 3, 3, 23 23, 3, 3, 23  
768-pt. FFT 23, 3, 22, 23 23, 3, 22, 23 23, 3, 22, 23 
960-pt. FFT 23, 5, 3, 23 23, 5, 3, 23  
1152-pt. FFT 23, 6, 3, 23 23, 6, 3, 23  
The 128-bit, 256-bit, and 512-bit implementations of the 1024-point FFT comprise one
separate radix-2 FFT stage, preceded by a group of three radix-2 FFT stages. The runtime
of the separate radix-2 stages is determined by memory access, while the runtime of the
group of three radix-2 stages is determined by useful computations. If these radix-2 stages
are instead grouped in two pairs of radix-2 stages, the performance of both corresponding
loops is determined by memory access for loading twiddle factors, leading to a slightly worse
performance than with the proposed decomposition. On a 1024-bit SIMD processor, all
required twiddle factor vectors can be stored in registers and no memory access operations
during loops are needed for loading twiddle factors. Hence, a grouping of pairs of radix-2
FFT stages oﬀers the best performance on a 1024-bit SIMD processor architecture.
Table 4.5 also shows that only few FFTs suﬀer from performance degradations due to
memory access. Furthermore, increasing the SIMD width counteracts performance degra-
dations due to memory access, as long as the vectorization constraints on the ratio between
FFT size and SIMD width are still satisﬁed.
All implementations of FFTs that satisfy the constraints on the FFT size share common
loops for groups of radix-2 FFT stages that can be reused for all FFT sizes  and in part
also for all SIMD widths: The FFTs start and end with groups of three radix-2 FFT stages.
The ﬁrst group of radix-2 stages is the same for all FFT sizes and SIMD widths, only
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parameters, such as address oﬀsets and twiddle factors, change. The last group of radix-2
stages performs the reordering of vector elements  or part of the reordering of vector
elements  and can be used for all FFT implementations on the same SIMD processor
architecture3. Radix-3, radix-5, and radix-6 FFT stages can be reused for diﬀerent SIMD
widths; they can also be reused for diﬀerent FFT sizes as long as the necessary reordering
of vectors is adjusted.
Memory requirements of the FFT algorithms
All short radix-2 FFTs, which can be realized by a single loop, can be performed in
place, i. e. the input values are overwritten by the ﬁnal output of the FFT. The memory
requirements of longer radix-2 and mixed-radix FFTs depend on the grouping of FFT
stages. An FFT can be implemented in place if the groups of FFT stages can perform the
necessary reordering of data vectors.
FFTs with NDFT = V ·M · V perform the reordering of data vectors during the M -point
FFT.4 If anM -point FFT ﬁts into the register ﬁle, all necessary permutations of complete
data vectors can be done in place. IfM vectors do not ﬁt into the register ﬁle, the FFT can
only be computed in place if the permutation of data vectors can be split into a series of
smaller permutation operations, which can be performed on the input or output of groups
of FFT stages that ﬁt into the register ﬁle. Otherwise, there is a small memory overhead
for storing intermediate results during the sorting of vectors. The memory overhead can
be avoided by inserting a separate sorting stage, at the cost of an increased runtime of
the FFT, or by smartly overlapping memory read and write access for the same group
of FFT stages on diﬀerent input data, enabling to perform more complex permutations
of complete vectors without memory access. The latter approach leads to an increased
(doubled, tripled, or quadrupled) code size of the corresponding loop. Yet, the increase in
code size is signiﬁcantly lower than the decrease in data memory overhead.
4.5.2 Implementation of DFT stages
Next to eﬃciently decomposing the FFT into many small DFTs on entire vectors and
grouping them together, the DFT stages also need to be implemented eﬃciently. The
basic radix-2 DFT, can be directly implemented by the corresponding matrix operation,
requiring one vector addition and one vector subtraction.
y = W2 · x =
[
1 1
1 −1
]
·
[
x0
x1
]
(4.60)
3The implementation depends on the SIMD width and the selected permutation network.
4In general, the M -point FFT performs the reordering of blocks of X elements for any FFT with
NDFT = X ·M ·X.
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Radix-3, radix-5, and radix-6 DFTs can be realized using the corresponding DFT matrices,
yet more eﬃcient implementations exist that are brieﬂy discussed below.
The radix-3 and radix-5 algorithms are based on Temperton [Tem83], with modiﬁcations to
adjust for the representation of complex-valued data types on the scalable SIMD processor
architecture. The radix-3 DFT y = W3 · x is implemented by the following operations:
t0 = x1 + x2 t1 = x0 − t0
2
t2 = −i
√
3
2
· (x1 − x2) y0 = x0 + t0
y1 = t1 + t2 y2 = t1 − t2 (4.61)
The radix-3 algorithm occupies the VALU for ﬁve clock cycles (two vector subtractions
and three vector additions) and the VMAC for three clock cycles (one complex-valued
multiplication, one real-valued MAC operation). Twiddle factor multiplications between
the radix-3 stage and the following DFT stage can be merged with the radix-3 processing,
increasing the number of operations on the VMAC by two complex-valued multiplications
(four clock cycles).
The radix-5 DFT y = W5 · x is implemented as follows:
t0 = x1 + x4 t1 = x2 + x3
t2 = sin (0.4pi) · (x1 − x4) t3 = sin (0.4pi) · (x2 − x3)
t4 = t0 + t1
t5 =
√
5
4
(t0 − t1) t6 = x0 − 1
4
· t4
t7 = i ·
(
t2 +
sin (0.2pi)
sin (0.4pi)
· t3
)
t8 = i ·
(
t3 − sin (0.2pi)
sin (0.4pi)
· t2
)
t9 = t6 + t5 t10 = t6 − t5
y0 = x0 + t4 y1 = t9 − t7
y2 = t10 + t8 y3 = t10 − t8
y4 = t9 + t7 (4.62)
The radix-5 algorithm occupies the VALU for 13 clock cycles (seven vector additions and
six vector subtractions) and the VMAC for ﬁve clock cycles (2 real-valued multiplications
and three real-valued MAC operations). As in the radix-3 case, twiddle factor multipli-
cations can be merged with the DFT stage, increasing the number of operations on the
VMAC by four complex-valued multiplications (eight clock cycles).
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The radix-6 DFT consists of two prime-factors; hence, the prime-factor DFT algorithm
by Good [Goo58] can be applied, which avoids twiddle factor multiplications between the
radix-3 and radix-2 stages by smartly reordering inputs and outputs:
y = W6 · x (4.63)
⇔

y0
y4
y2
y3
y1
y5
 =
[
W3 W3
W3 −W3
]
·

x0
x2
x4
x3
x5
x1
 (4.64)
Due to the complexity of the permutations, the algorithm is not practical for bigger FFTs.
4.5.3 Implementation of permutation stages for diﬀerent
permutation networks
Permutations of vector elements are necessary for the masked butterﬂy permutation stages
on pairs of vectors and for the ﬁnal permutation stage of short radix-2 FFTs, which is
more elaborate than the masked butterﬂy permutation stages.
Masked butterﬂy permutations on pairs of vectors
The implementation of masked butterﬂy permutations on pairs of vectors depends on the
width of the permutation network. On a SIMD processor with a double-vector permutation
network, a masked butterﬂy permutation can be realized by one masked permutation
instruction that overwrites the values in the two input registers with permuted values
based on the values of the vector mask.
On a SIMD processor with a single-vector permutation network, the same permutation
requires two consecutive masked butterﬂy permutations and an additional move operation
to copy one of the input operands. Figure 4.10 contains the assembly code for the equiva-
lent of a masked butterﬂy permutation on a pair of vectors, implemented by permutations
on a single-vector network. First, the second input vector is moved to a diﬀerent vector
register to preserve the values for the second permutation. The move operation can be
performed on either the VALU, the VMAC, or the VPU. Next, the values of the ﬁrst input
are permuted; the second input register is overwritten with the permuted values based on
a vector mask. In the third step, the same permutation is performed on the copied second
input, the ﬁrst input register is overwritten with the permuted values based on a second
vector mask5.
5m2 is calculated by negating all elements of m1.
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1: vmov_valu v3 v2
2: vbfy64 v2 v1 m1
3: vbfy64 v1 v3 m2
Figure 4.10: Assembly code for realizing the equivalent of a masked 64-bit butterﬂy per-
mutation on a pair of vectors by permutations on a single-vector network
The masked butterﬂy permutation stages on pairs of vectors are interleaved with the
processing of radix-2 FFT stages. On a SIMD processor with a single-vector permutation
network, each permutation stage requires three operations (two permutations on the VPU,
one vector move operation) per pair of vectors, while a radix-2 FFT stage requires two
operations on the VALU and one complex-valued twiddle factor multiplication on the
VMAC6 per pair of vectors. As the permutation stage requires more operations than
the radix-2 FFT stage, permutations cannot be totally hidden by LIW execution and
the performance degrades compared to the performance of radix-2 FFT stages without
permutations. The actual overhead depends on the number of vectors and the number of
permutation stages.
On a SIMD processor with a double-vector permutation network, permutation stages re-
quire only one operation per pair of vectors. Hence, there is no overhead for permutations
on a LIW SIMD processor, the permutations for one pair of vectors can be done in parallel
to the radix-2 FFT butterﬂy on a diﬀerent pair of vectors.
Final permutation stage of short radix-2 FFTs
Short radix-2 FFTs (NDFT < V 2) require one permutation stage on pairs of vectors that
is more complex than the usual masked butterﬂy permutation stages on pairs of vectors
(see section 4.4.3). This permutation stage realizes the correct ordering of output values
of the FFT. The complexity depends on the SIMD width and the FFT size. Diﬀerent im-
plementations of this permutation stage are required for the various permutation network
types.
On a SIMD processor with a double-vector crossbar network, arbitrary permutations on
pairs of vectors can be done in one permutation operation. Processors with single-vector
networks can only perform masked butterﬂy permutations on pairs of vectors eﬃciently (as
described in the previous paragraph); hence, the permutation stage is decomposed into a
butterﬂy permutation stage on pairs of vectors (two permutation operations) and two ﬁnal
permutations on single vectors. On a processor architecture with a double-vector inverse
butterﬂy network, many permutations on pairs of vectors can be realized in one operation.
Yet, the last permutation stage of short radix-2 FFTs is too complex for an inverse butterﬂy
6Except for the last FFT stage, which does not require a twiddle factor multiplication.
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network. Hence, the permutation is also implemented by two consecutive permutation
stages. The added permutations can be interleaved with the processing of the last radix-2
FFT stage, reducing their overhead. Although, single-vector permutation networks and
double-vector inverse butterﬂy network both require an additional permutation stage,
the performance of the double-vector network is much better, as it requires only one
operation per pair of vectors. Table 4.6 lists the overhead for additional permutations
for diﬀerent FFT sizes and SIMD widths. Some short radix-2 FFTs algorithms for 512-
bit and 1024-bit SIMD processors require two additional permutation stages for inverse
butterﬂy networks as the required permutation cannot be realized in one step. Yet, in this
case, the performance of a double-vector inverse butterﬂy network is still better than the
performance of a single-vector crossbar network.
Table 4.6: Overview of additional permutation stages for short radix-2 FFTs: Single-vector
and double-vector inverse butterﬂy networks are denoted as Bfy1 and Bfy2,
respectively, a single-vector crossbar network is denoted as Cross1.
SIMD width FFT size Additional permutation stages
128 bit 8 Bfy1, Bfy2, Cross1: + 1 perm.
256 bit
16
Bfy1, Bfy2, Cross1: + 1 perm.
32
512 bit
32 Bfy1, Bfy2: + 2 perm. Cross1: + 1 perm
64
Bfy1, Bfy2, Cross1: + 1 perm.
128
1024 bit
64
Bfy1, Bfy2: + 2 perm. Cross1: + 1 perm
128
256
Bfy1, Bfy2, Cross1: + 1 perm.
512
4.5.4 Short mixed-radix FFT implementation
Short mixed-radix FFTs with lengths that are not multiples of the squared SIMD vector
length cannot be implemented with the proposed mixed-radix FFT algorithm. Examples
for this case are the 384-point mixed-radix FFTs on 512-bit (V = 16) and 1024-bit (V =
32) SIMD processors.
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384-point FFT on a 512-bit SIMD processor
On a 512-bit SIMD processor, the 384-point FFT may be factorized as NDFT = V/2·2·3·V/2.
The following formula shows the decomposition of an FFT with NDFT = V/2 · 2 ·m · V/2
into three smaller transforms based on the basic FFT decomposition in equation (4.5):
WV/2·m·2·V/2 =
(
WmV ⊗ IV/2
) ·PV/2mV ·DV/2mV · (WV/2 ⊗ ImV )
=
(
WV/2 ⊗ ImV
) · (P2mV/2 ⊗ IV/2) · (D2mV/2 ⊗ IV/2)
·
(
W2m ⊗ IV 2
4
)
·PV/2mV ·D
V/2
mV ·
(
WV/2 ⊗ ImV
) (4.65)
For V ≥ 4, the FFT algorithm in formula (4.65) performs all FFT stages on complete
vectors, yet the algorithm requires more complex permutations on vector elements, which
depend on the factor m, compared to the mixed-radix FFT algorithm for FFT sizes that
are a multiple of the squared vector length. As the performance analysis in section 4.6.2
will show, the increased permutation complexity of the 384-point FFT for a SIMD width
of 512 bits leads to a slightly degraded performance.
384-point FFT on a 1024-bit SIMD processor
The algorithm in formula (4.65) does not work for a 384-point FFT on a 1024-bit SIMD
processor, as the FFT size is too short compared to the vector length V = 32. The only
way to achieve that all FFT stages operate on complete vectors is a technique, which in
the following is denoted as the virtual reduction of the vector length. A virtual reduction
of the vector length is done by additional masked butterﬂy operations on pairs of vectors,
which perform a block interleaving of independent data vectors, i. e. data from diﬀerent
FFTs or from already processed FFT stages. Later on, the masked butterﬂy permutation
has to be reversed. Each reduction stage virtually halves the vector length. An example
for the block-interleaved processing of two FFTs is shown in ﬁgure 4.11.
The main drawback of this approach, besides requiring further permutations, is that inde-
pendent data vectors, which are no longer processed together, have to be merged. During
the mixed-radix FFT algorithm for NDFT = V ·M · V and the radix-2 FFT algorithm for
FFT sizes that are at least twice the SIMD width, masked butterﬂy permutation stages
always operate on pairs of vectors that are processed together in the following radix-2 FFT
stage. Therefore, permutation stages do not require additional data vectors, which occupy
registers, and do not inﬂuence the grouping of permutation stages. If a virtual reduction
of the vector length is done, pairs of independent data vectors have to be available in
registers, which reduces the amount of registers available for grouping FFT stages by 50
percent: At most two consecutive radix-2 FFT stages can be grouped together if a virtual
reduction is done (or reversed) in the current step. This leads to a signiﬁcantly increased
number of memory access dominated loops containing one or two consecutive FFT stages.
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Figure 4.11: Merging of two FFTs for virtually reducing the vector length
In case of the 384-point FFT implementation, the permutations for the virtual reduction
of the vector length can be hidden by LIW execution, a performance degradation (see
section 4.6.2) solely occurs due to an increased number of memory access operations.
4.6 Performance analysis
The analysis of the performance of the implemented radix-2 and mixed-radix FFT algo-
rithms on the scalable SIMD processor architecture is done in multiple steps. First, the
achievable throughputs are reported and compared to the requirements of SISO and MIMO
LTE channels. Next, the scalability of the FFT algorithms is analyzed by a discussion of
speedup results. The parameters of the speedup measurements are adjusted based on the
comparison to LTE requirements. Afterwards, radix-2, radix-3, radix-5, and radix-6 FFT
loops are analyzed regarding LIW resource utilization and performance. In the last part
of this section, the performance results are compared to FFT implementations on other
SDR architectures in the literature.
4.6.1 Overview of throughput results
Table 4.7 lists the peak throughput of the FFT algorithms for SIMD processors clocked
at 300MHz. The throughput is measured in FFTs per second. The nomenclature of
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permutation networks is based on table 3.9 (chapter 3). The peak throughput is achieved
if a processor is only performing FFT computations and the initialization of parameters can
be neglected. For LTE-based systems, this assumption is not reasonable as a comparison
to the required throughput shows.
LTE deﬁnes a short (seven OFDM symbols per slot) and a long CP (six OFDM symbols
per slot) mode. Each slot has a duration of 0.5ms. Hence, a throughput of 1.4 · 104 FFTs
per second is required for a SISO system in short cyclic-preﬁx mode, in long cyclic-preﬁx
mode the required throughput is 1.2 · 104 FFTs per second. For MIMO systems, the
throughput requirement increases linearly with the number of antennas, as FFTs have to
be computed for each antenna. Hence, the highest throughput requirement is 5.6 · 104
FFTs per second for a 4× 4 MIMO system in short CP mode.
All FFT implementations in table 4.7 achieve better throughputs than required for LTE.
Furthermore, the diﬀerence between the possible throughput on the SIMD processor and
the required throughput can reach two orders of magnitude for short FFT lengths and/or
long vector lengths. Hence, the SIMD processors might perform other useful computations
in between the FFT processing for one slot. Therefore, throughput and speedup should
be measured for a single slot. In this case, the overhead for initializing parameters cannot
be neglected, especially for short FFTs. The worst-case scenario is the long CP mode for
SISO transmission, which requires only six FFTs per slot. Therefore, this scenario has been
selected for the speedup calculations in the following section. The achieved throughputs
for this scenario are listed in table 4.8 for the sake of completeness.
4.6.2 Speedup results
Figure 4.12 contains speedup results for the implemented radix-2 and mixed-radix FFTs.
The speedup is measured by normalizing throughput results to the throughput of a 128-
bit SIMD processor with a single-vector inverse butterﬂy permutation network. Figure
4.12a contains speedup results based on the peak throughput measurement (without the
overhead for initialization) and ﬁgure 4.12b shows the speedup based on performance
results for one slot (long CP, SISO transmission). FFT sizes are displayed on the abscissa.
Radix-2 FFTs are displayed on the left-hand side and mixed-radix FFTs on the right-hand
side. Both diagrams show four groups of curves for 128-bit (speedup approximately one),
256-bit (speedup approximately two), 512-bit (speedup approximately four) and 1024-bit
(speedup approximately eight) SIMD processors with diﬀerent permutation networks.
Diﬀerences between ﬁgures 4.12a and 4.12b are mainly visible for short FFT sizes (e. g.
the 64-point FFTs for 1024-point SIMD processors). The initialization overhead does not
scale with the SIMD width; hence, the speedups for wider SIMD widths are reduced. The
overhead for the initialization of parameters is insigniﬁcant compared to the runtime of
FFT loops for longer FFTs.
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Figure 4.12: Speedup for radix-2 and mixed-radix FFTs on diﬀerent SIMD processors mea-
sured versus a 128-bit SIMD processor with a single-vector butterﬂy network
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If the constraints for the eﬃcient vectorization of radix-2 and mixed-radix FFTs are satis-
ﬁed, linear or close to linear speedup can be achieved. Deviations occur for small radix-2
FFTs, which require additional permutation stages (see section 4.5.3, table 4.6), and the
128-point and 1024-point FFTs.
The last permutation stage of short radix-2 FFTs has an increased complexity and is
decomposed into diﬀerent permutation operations on the various permutation networks.
On a double-vector crossbar network, no additional permutation is necessary and the
highest throughput is achieved. The double-vector inverse butterﬂy network outperforms
the single-vector networks and the single-vector crossbar network outperforms the single-
vector inverse butterﬂy network. The impact of increasing the network width is more
signiﬁcant than the impact of changing from inverse butterﬂy to crossbar network.
Better than linear speedup is achieved for the 128-bit FFT on 512-bit and 1024-bit SIMD
processors, because of a diﬀerent grouping of FFT stages (see section 4.5.1). On processors
with a SIMD width less than 512 bits, the 128-point FFT contains one loop that comprises
just a single radix-2 FFT stage. The runtime of this loop on a LIW processor is determined
by the number of memory access operations (two clock cycles per vectors), and not by the
number of computational operations (one clock cycle per vector). On processors with a
SIMD width of at least 512 bits, all seven FFT stages can be processed in one loop without
any overhead for memory access. The 1024-point FFT implementations on 1024-bit SIMD
processors also achieve better than linear speedups, because FFT stages can be grouped
together more eﬃciently than on smaller SIMD processors.
The speedup results for the 384-point FFT on 512-bit and 1024-bit SIMD processors
demonstrate the case of short mixed-radix FFTs, which do not satisfy the constraint that
the FFT size should be a multiple of the squared SIMD vector length. The speedup on the
512-bit SIMD processors is only slightly worse than linear speedup, as the increased com-
plexity can be eﬃciently compensated by LIW execution. On 1024-bit SIMD processors,
the drop-oﬀ from linear speedup is signiﬁcant, as permutations for the virtual reduction
of the vector length prevent an eﬃcient grouping of FFT stages, leading to an overhead
for memory access operations.
4.6.3 Resource utilization and performance of FFT loops
Table 4.9 describes the utilization of LIW processing in radix-2, radix-3, radix-5, and
radix-6 FFT loops. Loops whose performance is determined by memory access have been
omitted, as an analysis of resource utilization and throughput is mood in this case. The
average number of operations per LIW instruction (Npar. ∅), depends on SIMD operations
and scalar operations for loop dependent pointer update calculations. The pointer update
calculations vary for diﬀerent FFTs, leading to diﬀerent values for Npar. ∅. The range of
values has been stated in this case.
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Table 4.9: Overview of the LIW performance of FFT loops: Npar. ∅ denotes the aver-
age number of parallel operations per instruction, the resource utilization of
the VMAC and the VALU is denoted as RVMAC and RVALU respectively. The
throughput is measured in clock cycles per output vector.
Description SIMD proc. Npar. ∅ RVMAC RVALU Cycles/ vector
3 radix-2 stages all 2.92 100% 100% 3.00
2 radix-2 stages all 2.563.3 100% 100% 2.00
128 bit,
single-vector
3.12 64% 96% 3.13
3 radix-2 stages
with perm.
256  1024 bit,
single-vector
3.5 61.5% 92.3% 3.25
double-vector 2.753 66.7% 100% 3.00
Radix-3 stage all 2.863.29 100% 71.4% 2.33
Radix-5 stage all 2.823.16 87.5% 81.3% 3.20
Radix-6 stage all 2.392.67 88.9% 88.9% 3.00
Radix-2 FFT loops without vector permutations achieve a throughput of one vector per
clock cycle and radix-2 FFT stage. Both the VALU and the VMAC are utilized in each
clock cycle. Radix-2 FFT loops with vector permutations achieve slightly lower through-
puts on SIMD processors with single-vector permutation networks: The overhead for vector
permutations cannot be completely mitigated by LIW execution (see section 4.5.3), which
also leads to decreased resource utilization values, while the average number of parallel
operations increases compared to a loop without permutations. The utilization of the
VMAC is also reduced, because the last radix-2 FFT stage does not require twiddle factor
multiplications. On a SIMD processor with a double-vector permutation network, permu-
tations can be realized with fewer operations  and mitigated by LIW execution. The
throughput is the same as in loops without permutations; the VALU is utilized all the
time. Therefore, the runtime of arbitrary long radix-2 FFTs on SIMD processors with
double-vector networks can be directly computed from the number of required operations
on the VALU as one clock cycle per vector and radix-2 FFT stage.
Radix-3, radix-5, and radix-6 FFT stages have an increased complexity compared to radix-
2 FFT stages (see section 4.5.2). Therefore, the throughput is reduced compared to the
radix-2 loops. High values for RVALU and RVMAC are achieved for all loops, indicating an
eﬃcient implementation of the FFT stages.
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4.6.4 Comparison to other SDR FFT implementations
Table 4.10 compares the achieved performance on the proposed SIMD processor architec-
ture to other SDR implementations on SIMD-based processors (EVP, SBX) and optimized
FFT processors. The throughput of FFT implementations is measured in FFTs per sec-
ond. All throughput measurements are peak throughput measurements. The comparison
is based on the proposed 256-bit SIMD processor with a single-vector inverse butterﬂy
permutation network7, as both referenced SIMD processors also support 256-bit SIMD
operations.
Table 4.10: Comparison of SDR implementations of radix-2 and mixed-radix FFTs
Processor 256-Bit EVP SBX core TTA ASP PFFT-M
SIMD Bfy1 [WBAHS08a] [Beh09] [PT09] [AG09]
64-pt. FFTs/s 6.00 · 106 6.00 · 106 5.35 · 106 1.20 · 106 
256-pt. FFTs/s 1.14 · 106 1.07 · 106 1.34 · 106  1.17 · 106
512-pt. FFTs/s 5.07 · 105 4.81 · 105   
1024-pt. FFTs/s 2.08 · 105 2.11 · 105 2.72 · 105 4.84 · 104 2.93 · 105
2048-pt. FFTs/s 1.04 · 105 9.77 · 104 1.26 · 105  
192-pt. FFTs/s 1.46 · 106 1.39 · 106 ≈ 8 · 105 N/A 
384-pt. FFTs/s 6.76 · 105 6.15 · 105 ≈ 4 · 105 N/A 
576-pt. FFTs/s 3.82 · 105 3.55 · 105 ≈ 2.7 · 105 N/A 
768-pt. FFTs/s 2.95 · 105 2.71 · 105 ≈ 2.5 · 105 N/A 
960-pt. FFTs/s 2.11 · 105 1.85 · 105 ≈ 1.2 · 105 N/A 
1152-pt. FFTs/s 1.80 · 105 1.69 · 105 ≈ 1.4 · 105 N/A 
Frequency 300MHz 300MHz 600MHz 250MHz 300MHz
Power 74.7mW
+ memories
≈150mW
[SVPG+10]
≈120mW
[San09]
60.4mW 
Technology 90 nm 45 nm 65 nm 130 nm 
Area 0.83mm2
+ memories
≈ 3mm2  280 kgates 
The implementations on the EVP (see section 2.3.1) are based on the radix-2 and mixed-
radix FFT algorithms in sections 4.4.1 and 4.4.2 [WBAHS08a, WS09a]. The EVP supports
vector move operations on any vector unit; hence, the performance of the masked butterﬂy
permutation stages on pairs of vectors can potentially be better than on the proposed
scalable SIMD processor architecture. Yet, the throughput on the EVP is lower than
7Area and power consumption ﬁgures exclude memories.
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the throughput of the 256-bit SIMD processor for almost all FFT sizes (exceptions are
the 64-point and 1024-point FFTs). The performance on the EVP is worse due to the
programming approach: The EVP is programmed in EVP-C, a programming language
based on C-code for scalar operations and control ﬂow and intrinsic vector operations for
SIMD operations. The vectorization of algorithms is done by the programmer, yet the
assignment of variables to registers and the scheduling of LIW instructions is done by a
compiler. The compiler-generated code is usually less eﬃcient than hand-coded assembly
code.
The Sandblaster SB3500 processor architecture (see section 2.3.2) comprises three SBX
processor cores. Each SBX processor core operates on 256-bit SIMD vectors and supports
LIW execution. The performance results for one SBX core [Beh09] in table 4.10 are based
on the maximum clock frequency of 600MHz, which corresponds to four hardware threads
at 150MHz. Hence, the SBX core can perform twice as many MAC or multiply operations
per second as the EVP and the proposed 256-bit SIMD processor at 300MHz. However,
the higher theoretical peak performance does not lead to signiﬁcantly better throughput
results, possibly due to a less eﬃcient SIMD implementation of FFT algorithms. The
throughput for radix-2 FFTs (except for the 64-point FFT) is between 17 and 30 per-
cent higher than the throughput on the 256-bit SIMD processor. The mixed-radix FFT
throughput is signiﬁcantly worse than on the 256-bit SIMD processor.
The next processor architecture in table 4.10 is an application-speciﬁc processor (ASP)
[PT09] based on the transport-triggered architecture (TTA). In a TTA, transfers of values
are explicitly programmed in instructions and processing units are triggered by writing
data to their input ports. Assuming multiple processing units and parallel connections,
this approach achieves ILP. The proposed ASP supports power of two FFTs and contains
complex-valued adder and multiplier units optimized for a radix-4 FFT algorithm. For
the reported FFT sizes, the ASP achieves approximately one-ﬁfth of the throughput of
the 256-bit SIMD processor.
The PFFT-M processor [AG09] is an IP processor core for pipelined mixed-radix FFTs,
specially designed for SDR applications, such as SC-FDMA in LTE. Radix-2, radix-3,
radix-4, and radix-5 FFT stages are supported. The reported throughputs for 256-point
and 1024-point FFTs are slightly better than the throughput results for the 256-bit SIMD
processor.
4.7 Conclusion
In the previous sections, the development, the implementation, and the performance of
radix-2 and mixed-radix FFT algorithms for SIMD processors have been discussed. The
radix-2 FFT algorithm enables a vectorization with minimal overhead for vector element
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permutations for FFT sizes that are at least twice the vector length. The mixed-radix
FFT algorithm requires the FFT size to be a multiple of the squared SIMD width.
The performance results show that support for LIW execution eﬃciently mitigates the
overhead for vector permutation operations. In the majority of cases, the throughput is
determined by the computational complexity of FFT stages and not by overhead due to
the vectorization. Performance degradations occur due to FFT loops that are dominated
by memory access.
The achieved throughput performance is competitive to dedicated FFT processors. The
mixed-radix FFT implementations, based on the proposed algorithm, also outperform
mixed-radix FFT implementations on the multi-threaded SIMD SBX processor.
The main drawback of the proposed mixed-radix FFT algorithm is that many of the FFTs
for SC-FDMA cannot be vectorized using this algorithm on wide SIMD processors. Hence,
the throughput for these FFTs will be reduced. However, the required throughput for LTE
(SISO and MIMO transmission) can still be attained. Assuming that all FFT sizes, which
are required for SC-FDMA in LTE, should be supported, enough resources (processing
time on a SIMD processor) for achieving the required throughput for all FFTs should be
allocated to the FFT processing. Short or eﬃciently vectorized FFTs will not require the
full time slot, allowing either to perform other useful computations or to save power, e. g.
by reducing the clock frequency and the supply voltage.
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Sphere decoding for MIMO detection
In the following, algorithms for symbol detection in spatial multiplexing multiple-input,
multiple-output (MIMO) systems are explained. The discussion focuses on the ﬁxed-
complexity sphere decoder (FSD), which has been implemented on the scalable SIMD
processor architecture.
Firstly, the MIMO system model and the sphere decoding principle are explained. In
section 5.2, two modiﬁed sphere search algorithms with ﬁxed-complexity are presented.
Sections 5.3 and 5.4 focus on the FSD algorithm and its implementation for MIMO-OFDM
on the scalable SIMD processor architecture. The next section contains an analysis of the
achievable performance on the SIMD processor architecture and a comparison to other
SDR and hardware implementations. Conclusions are drawn in section 5.6.
5.1 MIMO system model
Figure 5.1 shows a general MIMO system model. At the transmitter side, a signal or
multiple signals are transmitted on nT transmit antennas. The receiver receives nR signals
on diﬀerent receive antennas. MIMO detection describes the task of reconstructing the
transmitted signal or signals from the received signals.
In principle, three diﬀerent MIMO techniques exploit multiple antennas to improve sig-
nal quality or spectral eﬃciency [B06, SBM+04]: Diversity coding aims at improved link
reliability. One signal is transmitted over multiple antennas through  in the ideal case
 independently fading channels. The receiver compensates the fading by combining the
received signals. An example for diversity coding is space-time block coding based on the
Alamouti scheme [Ala98]. Precoding is a generalized beam-forming approach that requires
knowledge of the MIMO channel: At the transmitter side, the signals that are emitted
on the diﬀerent antennas are weighted independently to maximize the signal power at
the receiver side. This approach leads to an improved average signal-to-noise ratio (SNR)
at the receiver. In spatial multiplexing MIMO systems, independent data streams are
transmitted on the diﬀerent antennas. The remainder of this section focuses on spatial
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Figure 5.1: Channel model for a MIMO system with nT transmit and nR receive antennas
multiplexing, as the obtainable capacity gain [FG98, Tel99] is necessary for high data rates
in current and future wireless communication systems.
Assuming a ﬂat fading channel1, a spatial multiplexing MIMO system can be modeled
by equation (5.1). Here, H is the channel matrix with i. i. d. complex-valued Gaussian
elements, r and s are the received and transmitted signal vectors, respectively, and n is
an additive white Gaussian noise vector.
rj =
nT∑
i=1
hi,j · si + nj j ∈ [1, nR]
r = H · s + n (5.1)
Spatial multiplexing oﬀers a signiﬁcant gain in channel capacity compared to a single-
input, single-output (SISO) channel [FG98, Tel99]. For a SISO channel, the channel
capacity CSISO increases by 1 bps/Hz, if the SNR increases by 3 dB (see equation (5.2)).
The capacity of a ﬂat fading MIMO channel with perfect channel knowledge at the receiver
(and no channel knowledge at the transmitter) is instead given by equation (5.3).
CSISO = log2
(
1 + SNR · |H|2) (5.2)
CMIMO = log2
(
det
∣∣∣∣InR + SNRnT ·HHH
∣∣∣∣) (5.3)
In principle, the channel capacity is determined by the minimum number of transmit
and receive antennas min (nT , nR) [Bau01] with the SISO channel capacity as the lower
boundary for nT = nR = 1. LTE [Tec06] supports spatial multiplexing transmission with
nT = nR = 2 (2×2 MIMO) and optionally nT = nR = 4 (4×4 MIMO), WiMAX supports
1On a ﬂat fading channel, all frequency components of the signal undergo the same magnitude of fading.
OFDM can be used to decompose a frequency-selective channel into multiple ﬂat fading channels [B06].
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up to 4 × 4 MIMO [IEE09b]. In the following, the number of receive antennas and the
number of transmit antennas are assumed to be the same. The implementation results in
sections 5.4 and 5.5 are based on a 4× 4 MIMO system.
5.1.1 Maximum likelihood detection
The maximum likelihood (ML) detector for spatial multiplexing, determines the most likely
transmitted signal vector sˆML by minimizing the squared Euclidean distance of possible
symbols transmitted over the channel to the received signal vector:
sˆML = arg min
s∈MnT
||r−H · s||22 (5.4)
Here, M denotes the modulation size, e. g. 16 for 16-QAM or four for QPSK. The ML
detector achieves the optimum symbol detection results. Yet, in its direct implementation,
the detector requires testing all valid symbols for each transmit antenna leading to a
complexity of O (MnT ).
5.1.2 Sphere decoding
The sphere decoder (SD) calculates the ML solution with reduced computational com-
plexity. Sphere decoding has been originally invented by Pohst [Poh81, FP85] and has
its origin in ﬁnding the shortest vector in a lattice Λ (H) [SE94, VB99, HtB03], deﬁned
by Λ (H) = H · s. The sphere decoder limits the minimum search in equation (5.4) to
solutions within a sphere of radius d:
sˆSD = arg
(
min
s∈MnT
||r−H · s||22 ≤ d2
)
(5.5)
The SD algorithm consists of two steps: a transformation of the channel matrix into
upper-triangular form and the sphere search.
The transformation of the channel matrix into an upper-triangular matrix can for example
be done by a Cholesky factorization or a QR-decomposition. The QR-decomposition of
a complex-valued channel matrix H (see equation (5.7)) decomposes the matrix into a
unitary matrix Q and an upper-triangular matrix R [GVL96]. A unitary matrix is a
complex-valued matrix that satisﬁes the condition:
QH ·Q = InT (5.6)
H = Q ·R (5.7)
A QR-decomposition can for example be computed by successive Givens rotations, with
each Givens rotation zeroing one channel matrix element [GVL96].
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Using equation (5.7), the calculation of symbol vectors in a sphere can be rewritten as:
d2 ≥ ||r−Q ·R · s||22
⇔ d2 ≥ ∣∣∣∣QH · r−QH ·Q ·R · s∣∣∣∣2
2
⇔ d2 ≥ ∣∣∣∣QH · r−R · s∣∣∣∣2
2
⇔ d2 ≥ ||y −R · s||22
with y = QH · r
(5.8)
The squared Euclidean distance in formula (5.8) can be calculated by accumulating partial
(squared) Euclidean distances (PEDs) di (s) deﬁned by the following equation:
di (s) = di+1 (s) +
∣∣∣∣∣
∣∣∣∣∣yi −
nT∑
j=i
Ri,j · sj
∣∣∣∣∣
∣∣∣∣∣
2
2
= di+1 (s) + ei (s)
with 0 =dnT+1 (s)
(5.9)
The total squared Euclidean distance is given by d1 (s). At each decoding level, the PED
is incremented by ei (s). The sphere decoder requires the squared Euclidean distance to lie
within a sphere deﬁned by d2. Hence, also the PED increments at level i must lie within
the same sphere.
d2 ≥ d1 (s)
⇔ d2 ≥
nT∑
i=1
ei (s)
⇒ d2 ≥ ei (s) for i ∈ [1, nT ]
(5.10)
Due to the upper-triangular structure of R, a partial Euclidean distance at the i-th level
depends only on transmitted symbols on antennas i, i+1, . . . , nT . This enables to perform
the search for the most likely transmitted symbol vector by a tree search, with each level
of the tree corresponding to one antenna symbol. The tree nodes represent PEDs, the
edges between nodes from diﬀerent tree levels represent the PED increments ei (s). For
M -QAM, there are M branches at each level of the tree.
An example for sphere decoding in a 4×4 MIMO system with QPSK modulation is shown
in ﬁgure 5.2. The PED increments at each decoding level are:
e4 (s) = ||y4 −R4,4 · s4||22 (5.11)
e3 (s) = ||y3 −R3,4 · s4 −R3,3 · s3||22 (5.12)
e2 (s) = ||y2 −R2,4 · s4 −R2,3 · s3 −R2,2 · s2||22 (5.13)
e1 (s) = ||y1 −R1,4 · s4 −R1,3 · s3 −R1,2 · s2 −R1,1 · s1||22 (5.14)
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Figure 5.2: Sphere search in a 4× 4 MIMO system for QPSK. The numbered search steps
show the course of a possible SD tree search. Paths with thick lines have
been pursued during the tree search; paths with thin lines have been excluded,
because their PEDs are bigger than the sphere search radius.
The SD algorithm performs a depth-ﬁrst tree search. In its most eﬃcient realization
based on the Schnorr-Euchner enumeration of candidate paths [SE94], the best candidate
is detected, its PED calculated, and the path is expanded to the next tree level. After
reaching a tree leaf, the search moves up through the tree levels and pursues other possible
symbol vectors at each level. During the tree search, paths with PEDs bigger than the
search radius deﬁned by d2 are ignored. The search radius is initially undeﬁned (i. e.
d2 →∞), whenever a tree leaf is reached, the search radius is updated with the Euclidean
distance of the new path [SE94]. The sphere search concludes, when no more unprocessed
paths within the search sphere remain.
The sphere search algorithm is guaranteed to ﬁnd the ML solution with an average com-
plexity signiﬁcantly lower than that of a full search of the symbol space. However, the
SD algorithm is a sequential algorithm and the number of required search iterations may
vary. Mennenga et al. [MMF09] report the probability distribution of the sphere search
complexity for the list sphere detector algorithm [HtB03], which computes further paths
to determine soft-decision output. The probability distribution is of Gaussian shape with
an average of approximately 45 searched paths and a signiﬁcant variance (the exact value
of the variance is not reported). For a real-time system with a ﬁxed time budget, variable
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complexity means that the search needs to be terminated after a ﬁxed number of searched
paths, which potentially leads to a degraded performance.
Several modiﬁed sphere decoding algorithms that ﬁx the number of searched paths and en-
able parallel processing have been proposed [BT06a, BT08b, WTW09, TSFB07, LBL+08,
WTCM02, GM05, WEL09]. The principle approach is shown by two example algorithms
in section 5.2: the K-best SD and the SSFE MIMO detector. Section 5.3 contains the
description of the MIMO detection algorithm that has been implemented on the scalable
SIMD processor architecture.
5.1.3 Soft-decision MIMO detection
The SD algorithm in the previous paragraph produces hard-decision output. A soft-output
decoder computes the a posteriori probability (APP) of each signal bit based on the
received signal vector r. The probability of bit bk can be expressed by the log-likelihood
ratio (LLR) L (bk |r) (see equation (5.15)). The sign bit is the maximum a posteriori
probability (MAP) estimate of bk and the magnitude describes the reliability of the bit.
LLRs are for example used in turbo decoders [BGT93] and LDPC decoders [Wib96].
L (bk |r) = ln P (bk = +1|r)
P (bk = −1|r) (5.15)
For MIMO spatial multiplexing systems, the log-likelihood ratio can be estimated by
equation (5.16) [HtB03, MZBF09].
L (bk |r) ≈ 1
N0
· min
sbk=−1
||r−H · s||22 −
1
N0
min
sbk=+1
||r−H · s||22 (5.16)
One of the squared Euclidean distance minima in equation (5.16) corresponds to the hard-
decision minimum, the other value requires the processing of further tree paths. As the
log-likelihood ratio has to be computed for each bit, computing the exact minima is too
complex for a real-time implementation. Instead, usually only a limited list with good
paths is computed. If no path for a bit value bk = +1 or bk = −1 is available2, this bit
value is apparently not probable and the corresponding minimum in equation (5.16) is
replaced by an extreme value for the squared Euclidean distance. Soft-decision algorithms
for the FSD MIMO detector are discussed below in section 5.3.3.
5.2 Breadth-ﬁrst search MIMO decoders
All relevant SD algorithms in literature that ﬁx the number of searched paths [BT06a,
BT08b, WTW09, TSFB07, LBL+08, WTCM02, GM05, WEL09] replace the depth-ﬁrst
2The bit values −1 and 1 correspond to the binary values 1 and 0, respectively, the notation is based on
BPSK modulation.
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tree search of the original SD by a breadth-ﬁrst tree search. This enables parallelizing
the processing of paths, yet other criteria than the sphere radius are necessary to exclude
paths and ﬁnally terminate the tree search. In the following, two examples are brieﬂy
discussed.
5.2.1 The K-best sphere decoder
The K-best sphere decoder limits the number of surviving paths at each tree level to K
[WTCM02, GM05, GN06]. The decoder uses the M-algorithm for tree search after the
QR-decomposition; therefore, it is also denoted as the QRD-M decoder. At each tree
level, PEDs for all possible paths are computed and sorted. The K best paths are pursued
in the next tree level, all other paths are discarded (see ﬁgure 5.3).
i = n  = 4
T  
i = 3
i = 2
i = 1
root
tree leaves
K=2
Expanded paths
Discarded paths
Figure 5.3: K-best tree search in a 4×4 MIMO system for QPSK: At each decoding level,
the K paths with the best PEDs survive.
The main drawbacks of the K-best sphere decoder are the overhead for sorting PEDs,
non-deterministic control ﬂow, and the algorithm complexity O (KnT ), which depends
on the number of surviving paths K at each level. Guo and Nilsson [GN06] compare the
complexity and the BER of the K-best MIMO decoder using Schnorr-Euchner enumeration
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to the original Schnorr-Euchner SD [SE94] in a 4 × 4 MIMO system with 16-QAM. K-
best decoder and SD achieve similar BERs for K = 5, yet the complexity of the K-best
decoder is higher than the average complexity of the SD. However, Joham et al. [JBL+08]
demonstrate that the K necessary for close to ML performance can be reduced to values
that are better manageable by using an unbiased MMSE metric.
5.2.2 Selective spanning with fast-enumeration
The selective spanning with fast-enumeration (SSFE) MIMO decoder [LBL+08, LFN+09,
FLN+09] is another example of a breadth-ﬁrst search sphere decoder with a ﬁxed-number
of paths. The SSFE algorithm is characterized by a vector m = [m1,m2, . . . ,mnT ] which
describes the number of surviving branches for each incoming path at each tree level; this
part of the algorithm is called the selective spanning of nodes. The underlying concept
originally has been introduced by Barbero and Thompson [BT06b]. The complexity of the
tree search is O
(∏nT
j=imj
)
. Exemplary search trees based on diﬀerent spanning vectors
are displayed in ﬁgure 5.4 for a 4× 4 MIMO system.
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(a) m = [1, 1, 2, 2]
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(b) m = [1, 1, 1, 4]
Figure 5.4: 4× 4 MIMO SSFE search trees for two diﬀerent spanning vectors
Fast enumeration describes the algorithm for the enumeration of candidates at the tree
levels. As the nodes in tree level i are processed independently (i. e. there is no need
to compare PEDs from diﬀerent nodes), it is not necessary to know the exact PEDs of
all branches to determine the mi surviving paths. Instead of calculating PED increments
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ei (s) for all possible symbols, the received signal is mapped into the constellation space
of symbol si:
ei (s) =
∣∣∣∣∣
∣∣∣∣∣yi −
nT∑
j=i
Ri,j · sj
∣∣∣∣∣
∣∣∣∣∣
2
2
⇔ ei (s) =
∣∣∣∣∣
∣∣∣∣∣yi −
(
nT∑
j=i+1
Ri,j · sj
)
−Ri,i · si
∣∣∣∣∣
∣∣∣∣∣
2
2
⇔ ei (s)
Ri,i
=
∣∣∣∣∣∣∣∣∣∣
∣∣∣∣∣∣∣∣∣∣
(
yi −
nT∑
j=i+1
Ri,j · sj
)
/Ri,i︸ ︷︷ ︸
ξi
−si
∣∣∣∣∣∣∣∣∣∣
∣∣∣∣∣∣∣∣∣∣
2
2
= ||ξi − si||22
(5.17)
A geometrical interpretation for mi = 2 is displayed in ﬁgure 5.5: Based on the computed
value of ξi, the two closest constellation points are calculated and expanded to the next
tree level. PEDs only have to be computed for these nodes.
I
Q
1
3
-1
-3
1 3-1-3
Constellation point
x
i
Detected value
x
i
Figure 5.5: Fast enumeration of the two closest nodes based on distance to computed ξi
for 16-QAM modulation
119
Chapter 5 Sphere decoding for MIMO detection
According to Fasthuber et al. [FLN+09], near optimal detection performance can be
achieved using the spanning vector m = [1, . . . , 1,M ] for modulation size M (e. g. as
in ﬁgure 5.4b for QPSK modulation). For MIMO systems with up to four transmit and
receive antennas, this spanning vector deﬁnes the same search tree as the tree of the FSD
algorithm [BT06a, BT06c, BT08b]. Furthermore, the complete tree search is equivalent
to the FSD algorithm, which is discussed in the following section.
5.3 The ﬁxed-complexity sphere decoder
The ﬁxed-complexity sphere decoder (FSD) is a breadth-ﬁrst tree search MIMO decoder,
which enables parallel processing, ﬁxes the number of visited tree nodes, and achieves
quasi-ML performance. The algorithm has been proposed by Barbero and Thompson
[BT06a, BT06c, BT08b] and mapped on a ﬁeld-programmable gate array (FPGA) plat-
form. It consists of two major parts: a novel channel matrix ordering based on noise
ampliﬁcation and a tree search through a ﬁxed subset of the complete symbol space. Al-
though, the channel matrix ordering has to be done before the QR-decomposition and the
tree search, the requirements for the channel matrix ordering follow from the topology of
the tree search. Hence, the tree search is explained ﬁrst. Afterwards, the algorithm for
the FSD ordering of the channel matrix is discussed.
5.3.1 FSD tree search
The FSD tree search is based on the ML detection, yet the number of searched candidates
is limited to a subset S:
sˆFSD = arg min
s∈S
||r−H · s||22 (5.18)
The solution of equation (5.18) can be computed by a tree search starting with the nT -th
channel matrix row  evaluating only paths in S. The subset of paths is created by ﬁxing
the number of branches in each tree level for a given modulation size M as follows:
• In the ﬁrst p levels, all M branches are expanded. This part of the search is denoted
as full expansion (FE).
• For the remaining levels of the tree, only one branch with the best PED metric is
expanded, denoted as single expansion (SE).
The number of branches in each tree level can be summarized by the node distri-
bution vector nS = (n1, n2, . . . , nnT )
T . The overall complexity of the tree search is
O (Mp)  O (MnT ). Barbero and Thompson [BT06b] show that quasi-ML performance
can be obtained for 4 × 4 and 8 × 8 MIMO by setting the number of FE stages p to one
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(nS = (1, 1, 1,M)
T ) and two (nS = (1, 1, 1, 1, 1, 1,M,M)
T ), respectively. Figure 5.6 shows
the FE and SE stages of the tree search for nS = (1, 1, 1, 4)
T (corresponding to 4 × 4
MIMO with QPSK modulation). For 16-QAM, the performance degradation from the
ML solution at BER = 10−3 is only 0.03 dB for a 4 × 4 and 0.25 dB for a 8 × 8 MIMO
system and a Rayleigh fading channel. Jaldén et al. [JBOT09] also theoretically proved
that the FSD tree search algorithm, combined with the channel ordering described below,
achieves the same diversity as the ML detector for p ≥ √nT − 1. Furthermore, the FSD
asymptomatically provides ML performance for high SNRs.
root
FE
SE
SE
i = n  = 4
T  
i = 3
i = 2
i = 1
SE
Figure 5.6: FSD tree search for QPSK and a 4× 4 MIMO system: In full expansion (FE)
stages all branches are evaluated, while only the best path is pursued in single
expansion (SE) stages.
5.3.2 FSD ordering of the channel matrix
As shown by Jaldén et al. [JBOT09], the ordering of the channel matrix has a signiﬁcant
impact on the possible performance. The FSD channel matrix ordering algorithm reorders
the matrix columns based on noise ampliﬁcation; hence, the order in which the components
of vector s are detected is changed. In FE stages, the noise ampliﬁcation is irrelevant, as
all possible paths are evaluated. Hence, the signals with the largest post-processing noise
ampliﬁcation should be processed in these stages. In SE stages, high noise ampliﬁcation
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may lead to detection errors, therefore signals with the smallest post-processing noise
ampliﬁcation should be processed in these stages.
The ordering of channel matrix columns, and hence the components of the transmitted
signal vector, is done based on the properties of the product of the channel matrix with
its conjugate transpose:
A = HH ·H (5.19)
The ordering algorithm iterates through the channel matrix columns starting with the last
column (nT ). Each iteration has two steps:
1. The next signal component sˆk, which shall be detected, is determined by selecting
the kth column of the channel matrix according to:
k =
{
arg maxj [A
−1]j,j if ni = M
arg minj [A
−1]j,j if ni = 1
(5.20)
2. The matrix A is updated by removing its kth row and its kth column. This corre-
sponds to removing the kth column from the channel matrix H.
Although the FSD ordering algorithm requires a matrix inversion in each step, only the
diagonal elements of the inverse matrix are required for solving equation (5.20). Hence,
the complexity can be reduced by calculating just these elements.
5.3.3 Soft-decision MIMO detection based on the FSD
As explained in section 5.1.3, soft-decision sphere decoding is done by calculating a list
containing candidate symbol vectors s and their Euclidean distance metrics. For each bit
bk, the diﬀerence between the Euclidean distances of the best candidate with bk = −1 and
the best candidate with bk = 1 has to be computed (see equation (5.16)), if no candidate
for a certain bit value is available, the Euclidean distance is assumed to be very big and
the bit value is assumed to be unlikely. In order to prevent signiﬁcant errors due to
missing candidates, the number of candidates in the list should be increased compared
to the hard-decision FSD, so that enough alternative paths with diﬀerent bit values are
available.
List FSD
Barbero and Thompson [BT08a] proposed a list extension of the FSD. The list FSD
(LFSD) can also be described by the node distribution vector nS = (n1, n2, . . . , nnT )
T . nS
is initialized to the hard-decision FSD node distribution vector (e. g. nS = (1, 1, 1,M)
T for
4× 4 MIMO). Then, starting with tree level i = nT − p (the ﬁrst single expansion stage)
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and proceeding down level by level, the number of evaluated branches at a tree level is
doubled until a desired number of searched vectors NS is attained. If the last level i = 1
is reached, the algorithm continues with level i = nT − p. Figure 5.7 shows an example
for QPSK modulation with node distribution vector nS = (1, 1, 2, 4)
T . Table 5.1 displays
node distribution vectors, obtained from this algorithm, for diﬀerent numbers of searched
vectors in a 4× 4 MIMO system with 16-QAM modulation. The list for the soft-decision
detection is generated by selecting the NL best paths (NL ≤ NS).
Table 5.1: Number of searched paths and node distribution vectors for the LFSD and a
4× 4 MIMO system with 16-QAM modulation
Number of vectors NS = 64 NS = 128 NS = 256
Node distribution nS = (1, 2, 2, 16)
T nS = (2, 2, 2, 16)
T nS = (2, 2, 4, 16)
T
root
i = n  = 4
T  
i = 3
i = 2
i = 1
Figure 5.7: LFSD tree search for QPSK and a 4× 4 MIMO system with NS = 8
The main drawback of the proposed approach is the increased complexity of the tree
search. In [BT08a], NS = 64 is used for 4 × 4 MIMO and 16-QAM modulation, which
means a quadrupling of the number of paths.
Smart candidate adding for QRD-M MIMO detection
Milliner, Zimmermann, Barry and Fettweis [MZBF09] proposed a diﬀerent soft-decision
MIMO symbol detection algorithm with a reduced complexity, which adds further candi-
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dates in a smart manner. The proposed algorithm is based on theM -algorithm, where the
M best paths survive at each tree level (see section 5.2.1). The diﬀerence to the original
M -algorithm is that further candidates are added at each tree level and the parameter
M may change from tree level to tree level. At each tree level k, the proposed algorithm
determines the node with the minimum PED, denoted as partial MAP node. For this
node, additional candidates are generated by ﬂipping bits: For a symbol bit width ω, ω
new candidates are generated by ﬂipping each of the bits of the symbol vector compo-
nent sk, the remaining symbol vector components sk+1, . . . , snT are left unchanged. After
the expansion by bit-ﬂipping, the number of paths may be pruned to the M -best paths,
yet the newly added counter-hypotheses for the best path should be protected. This
approach guarantees that at least one counter-hypothesis is available for each bit from
symbol component sk of the current best path. If the best path is the same at all tree
levels, counter-hypotheses are available for each bit.
Smart candidate adding for the FSD algorithn
The bit ﬂipping strategy can also be applied to the FSD algorithm. In each single expansion
stage of the tree search, ω additional alternatives for the node with the smallest PED are
generated by bit-ﬂipping. A pruning of the candidate list, as done by the M -algorithm, is
not performed. The resulting number of candidates depends on the number of antennas
and the modulation size (see table 5.2). The topology of the bit-ﬂipping soft-decision FSD
tree depends on the PEDs, as additional candidates are only added for the best path at
the current tree level. Figure 5.8 shows an example search tree for the case that the best
path is the same at each tree level.
Table 5.2: Number of candidates for the soft-decision FSD with bit-ﬂipping at each tree
level for 4× 4 MIMO
Modulation Bit width Candidates
level 4
Candidates
level 3
Candidates
level 2
Candidates
level 1
General case ω 2ω 2ω + ω 2ω + 2 · ω 2ω + 3 · ω
QPSK 2 4 6 8 10
16-QAM 4 16 20 24 28
Compared to the hard-decision FSD, the bit-ﬂipping soft-decision FSD variant leads to
an increased processing complexity: The bit-ﬂipping algorithm requires determining the
best path at each SE stage of the algorithm. Hence, tree levels have to be processed
sequentially and a minimum search is necessary. In the hard-decision case, there is no
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i = n  = 4
T  
i = 3
i = 2
i = 1
root
min.
min.
min.
minimum at current tree level
new path generated by bit flipping
Figure 5.8: Example search tree for FSD with bit-ﬂipping for generating additional paths
(4× 4 MIMO with QPSK modulation)
need for sequential processing of tree levels, i. e. one path can be processed from tree root
to tree leaf before the next path is processed. Furthermore, soft-decision output requires
keeping all paths in a list  including additional paths generated by bit-ﬂipping. For
hard-decision, it is suﬃcient to save the path minimum and the path that is currently
processed. Additionally, the soft-decision bit-ﬂipping FSD requires computing LLRs (see
equation (5.16)) after the tree search has been ﬁnished.
5.4 SIMD implementation of the FSD for
MIMO-OFDM
The FSD algorithm  as discussed in the previous section  has been implemented on the
scalable SIMD processor architecture instead of the other presented algorithms for various
reasons. As already discussed, the original sphere detector is a sequential algorithm with
a variable decoding complexity. Therefore, the SD algorithm is ill suited for real-time
processing on a SIMD processor, as e. g. shown by Mennenga et al. [MMF09].
The other presented MIMO detection algorithms enable parallel processing by applying
a breadth-ﬁrst tree search strategy and ﬁx the complexity of the tree search by limiting
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the number of candidates. The K-best sphere decoder, or QRD-M algorithm, calculates
the K best paths at each tree level. Hence, the algorithm requires the sorting of PEDs,
which may hinder eﬃcient SIMD processing. Janhunen, Silvén and Juntii [JSJ09] report
that the sorting prevents the eﬃcient utilization of SIMD processing for the K-best sphere
decoder on the Sandblaster SB3500 processor (see section 2.3.2).
Both the SSFE and the FSD algorithm do not require a sorting of PEDs for hard-decision
decoding3; hence, these algorithms can be more easily parallelized on a SIMD processor
architecture. Both algorithms perform a similar tree search; in fact, the SSFE MIMO
detector achieves the best performance if the FSD search tree is used [FLN+09]. Yet,
the FSD algorithm also smartly reorders the channel matrix, which improves the diversity
and the decoding performance of the system [JBOT09]. Hence, the FSD algorithm enables
SIMD processing without sacriﬁcing decoder performance.
The following paragraphs explain the implementation of the FSD algorithm for a 4 × 4
MIMO-OFDM system on the scalable SIMD processor architecture, as well as the encoun-
tered challenges. First, channel ordering and QR-decomposition are discussed. Then, the
tree search for hard-decision output is explained. The last part of this section addresses
the soft-decision tree search based on the bit-ﬂipping algorithm for computing additional
paths and the calculation of LLRs.
5.4.1 Channel ordering
The FSD channel ordering requires calculating the matrix A = HH · H. The channel
ordering is then computed iteratively; each iteration requires a matrix inversion and a
reduction of A by removing one row and one column (see equation (5.20)). Afterwards,
the channel matrix needs to be reordered based on the new channel ordering. As the
channel matrix is a 4 × 4 matrix and the iterations of the ordering algorithm lead to
a further reduction of the matrix size, there are only limited opportunities for parallel
processing for the channel ordering of one matrix. However, in an OFDM system, there
is one channel matrix, one received vector, and one transmit vector for each OFDM sub-
carrier. As the sub-carriers are orthogonal to each other, they may be processed in parallel
during the channel ordering stage, as well as the QR-decomposition and the tree search.
The principle approach is depicted by ﬁgure 5.9. Parallelism in this case is only limited
by the number of data carriers in an OFDM symbol, which is suﬃciently large for wide
SIMD processing (e. g. 1200 data carriers for 20MHz bandwidth in LTE).
The main challenges of the channel ordering implementation are reducing the complexity
of the matrix operations and avoiding roundoﬀ errors due to the limited 16-bit ﬁxed-point
precision  especially during the matrix inversions.
3The proposed soft-decision FSD algorithm with bit-ﬂipping requires a minimum search in the single
expansion stages of the algorithm.
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Figure 5.9: Parallel processing of the FSD algorithm by parallel processing of OFDM sub-
carriers for a SIMD width of four elements
Calculation of A = HH ·H
The ﬁrst step of the channel ordering, the calculation of matrix A can be simpliﬁed due
to the properties of the matrix. A is a Hermitian matrix, which means that the matrix
is equal to its own conjugate transpose. The diagonal elements of A are real-valued and
positive, as is the determinant of A.
A = HH ·H =

a1,1 a
∗
2,1 a
∗
3,1 a
∗
4,1
a2,1 a2,2 a
∗
3,2 a
∗
42
a3,1 a3,2 a3,3 a
∗
4,3
a4,1 a4,2 a4,3 a4,4
 ai,i ∈ R+ , ai,j ∈ C ∀ i 6= j (5.21)
Hence, only the diagonal elements and the elements below the diagonal need to be com-
puted, the remaining six elements are given by symmetry. This reduces the computational
complexity of the matrix product and the required memory for storing A, as only ten
matrix elements need to be saved. Furthermore, the property that diagonal elements are
always real-valued allows to replace complex-valued multiplications by real-valued multi-
plications for operations involving one of these elements, which improves the performance,
as a real-valued multiplication or MAC operation takes only one clock cycle, while a
complex-valued operation requires two clock cycles.
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Determining the channel ordering based on matrix-inversion
The next step of the channel ordering is calculating the index of the next channel ma-
trix column from equation (5.20). The equation requires computing the position of the
minimum or the maximum of the diagonal elements of A−1. Therefore, neither is there
a need to compute the complete matrix inverse, nor a necessity to compute the exact
values, as only the relative ordering of diagonal elements of the inverse matrix is required
to determine the minimum or maximum position. Hence, equation (5.20) can be solved
by computing the diagonal elements of the adjugate matrix of A instead of the inverse
matrix:
A−1 =
1
det (A)
· adj (A)
⇒ arg min
j
[
A−1
]
j,j
= arg min
j
[adj (A)]j,j
(5.22)
Computing the diagonal elements of the adjugate matrix instead of the inverse of A reduces
the computational complexity of the channel ordering, because a division by the matrix
determinant can be avoided. Furthermore, the dynamic range of values is reduced, which
reduces the impact of errors due to rounding and especially the saturation of values. The
adjugate matrix of an n×n matrix is deﬁned by the following equation, where Aij denotes
the sub-matrix that is generated by removing the ith row and jth column from A:
adj (A) =

det (A11) − det (A12) . . . (−1)n+1 det (A1n)
− det (A21) det (A22) . . . (−1)n+2 det (A2n)
...
...
...
(−1)n+1 det (An1) (−1)n+2 det (An2) . . . det (Ann)
 (5.23)
Consequently, the channel ordering requires calculating and comparing four 3 × 3 deter-
minants (4 × 4 input matrix), three 2 × 2 determinants (A reduced to 3 × 3), and one
scalar comparison (A reduced to 2 × 2). The reduction of matrix A into smaller matri-
ces by removing rows and columns for index k is visualized by ﬁgure 5.10. The required
determinants can be directly computed, e. g. using the rule of Sarrus for 3×3 sub-matrices.
As the input data has a limited precision, due to the 16-bit word length, the proposed algo-
rithm implementation has been tested for saturation or rounding errors. Rounding errors
are insigniﬁcant, as the computed sub-matrix determinants are only used in comparison
operations. Comparison errors will only occur if the values of two sub-matrix determi-
nants are very close to each other. In this case, the relative ordering of the corresponding
channel matrix columns is unimportant, as both columns suﬀer from a similar amount of
post-processing noise-ampliﬁcation.
Errors due to saturation are more signiﬁcant, because a comparison of two saturated values
is impossible. Furthermore, saturation of intermediate results (e. g. during the calculation
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Figure 5.10: Example for the reduction of matrix A during the channel ordering. The
relabeling of matrix elements is done to simplify the ﬁgure.
of matrix A) also leads to signiﬁcant errors. Saturation can be avoided, by scaling the
input values before or during the calculation of matrix A and by avoiding the division by a
matrix determinant as in equation (5.22). Simulation results obtained from Matlab show
that right shifting the input values by two bits is suﬃcient to prevent saturation under
the assumption that the input channel matrix requires the full dynamic range provided by
a 16-bit word length. If the channel estimation produces a channel matrix estimate with
less than 15 bits precision, the scaling by right shifting may be avoided.
Reordering of channel matrix elements
The reordering of the channel matrix elements describes the removal of elements from A,
as in ﬁgure 5.10, and the ordering of the columns of the channel matrix H after the new
column indices have been computed.
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On a scalar processor architecture, both ordering operations can be eﬃciently implemented
by memory access: The matrix elements are read from memory and stored in a diﬀerent
order, using the computed channel ordering for oﬀset addressing. The overall complexity
is one memory read and one memory write access per matrix element.
On a SIMD processor architecture, a diﬀerent approach is necessary, as multiple OFDM
sub-carriers  with potentially diﬀering orderings  are processed in parallel in a vector.
Hence, the ordering has to be done by conditionally swapping elements of two vectors,
with masks deﬁning the desired order of the channel matrix columns. The ordering of one
matrix row with four elements requires six consecutive swapping operations, each swapping
operation can be realized by a pair of parallel vector move operations (see ﬁgure 5.11).
vmov_vmac v0 v1 m1 || vmov_valu v1 v0 m1
Figure 5.11: Swapping of data vectors v0 and v1 based on vector mask m1 using two parallel
masked move operations
Yet, although the channel reordering on vectors requires more operations than a channel
reordering on scalars on the scalable SIMD processor architecture, the execution time is
the same, as the overhead for swapping values can be eﬃciently hidden by LIW execution
(see table 5.3). The runtime is determined by memory access operations.
Table 5.3: Complexity comparison of scalar and vector channel matrix reordering for a
4× 4 matrix
Description Load/Store Swap Runtime
operations operations [Cycles]
Scalar: reordering by memory access 16+16  32
Vector: reordering by swapping values 16+16 24 32
5.4.2 QR-decomposition by Givens rotations
The next part of the FSD is the transformation of the (ordered) channel matrix into
upper triangular form using a QR-decomposition by six successive complex-valued Givens
rotations [GVL96]. A complex-valued givens matrix G is deﬁned by:
G ·
[
a
b
]
=
[
c∗ s∗
−s c
]
·
[
a
b
]
=
[
r
0
]
(5.24)
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c =
a√
a∗ · a+ b∗ · b (5.25)
s =
b√
a∗ · a+ b∗ · b (5.26)
r =
√
a∗ · a+ b∗ · b (5.27)
The required processing consists of two parts: the generation of the Givens rotation matri-
ces and matrix products with the computed Givens matrices. The latter part can be easily
realized by a series of complex-valued multiplications and MAC operations. Furthermore,
each Givens rotation produces one real-valued output r; hence, further operations involv-
ing this matrix element can be performed using real-valued instead of complex-valued
vector multiplications and MAC operations.
The generation of the Givens rotation matrices is more complicated, as it requires a re-
ciprocal square root operation (1/
√
x), which is necessary to guarantee the numerical
stability of the QR-decomposition.4 In principle, the reciprocal square root can be com-
puted using a lookup table (LUT), digit recurrence algorithms, iterative approximation by
Newton-Raphson or Goldschmidt iterations, polynomial approximation, or a combination
of multiple of these approaches. For a SIMD implementation, a lookup table is not a fea-
sible approach. Jeannerod et al. [JKMR07] report that a polynomial approximation using
a piecewise deﬁned polynomial achieves the lowest cycle count for a 32-bit square-root op-
eration on a LIW architecture compared to digit recurrence and iterative approximation
algorithms. Hence, a reciprocal square root approximation based on a piecewise deﬁned
polynomial with two subintervals has been implemented for the Givens rotation algorithm.
The implementation is a variation of the reciprocal square root algorithm used in the FLIP
library for 32-bit ﬂoating-point calculations [Rai06].
Reciprocal square root algorithm
As a ﬁrst step, the input 16-bit ﬁxed-point data x is transformed into a pseudo-ﬂoating
point format x = mx · 2ex . The exponent is computed based on the number of leading
zeros of the input value. The mantissa is then generated by shifting the input value, so
that the value of the mantissa is between 0.5 and 1.0. The new mantissa my is calculated
using two degree 3 polynomials:
my =
{
a3,0 ·m3x + a2,0 ·m2x + a1,0 ·mx + a0,0 for 0.5 ≤ mx < 0.75
a3,1 ·m3x + a2,1 ·m2x + a1,1 ·mx + a0,1 for 0.75 ≤ mx < 1.0
(5.28)
The polynomial coeﬃcients are listed in table 5.4. In the implementation, the coeﬃcients
are all scaled by 1/4 to map them on Q.15 ﬁxed-point values. The correct polynomial can be
4Square root (and division) free variants of the Givens rotation algorithm also exist [Gen73, GS91].
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selected by masked move operations. The polynomial evaluation can be realized by three
MAC operations, one multiplication, and one shift operation to revert the pre-scaling of
polynomial coeﬃcients.
Table 5.4: Polynomial coeﬃcients for reciprocal square root approximation
Input range for mantissa a3 a2 a1 a0
0.5 ≤ mx < 0.75 1.9802. . . -3.2286. . . 3.1369. . . 1.2011. . .
0.75 ≤ mx < 1.0 1.6636. . . -1.9195. . . 1.3242. . . 0.3613. . .
Next, the new exponent ey has to be calculated and the mantissa has to be updated based
on the new exponent:
y =
1√
mx
· 1√
2ex
= my · 2−ex/2
= my · cy · 2ey with ey = b−ex/2c
(5.29)
The correction term cy is necessary to compensate for rounding errors during the cal-
culation of the new exponent ey. For even exponents no rounding error occurs, while
compensation is necessary for odd exponents:
cy =
{
1 for even ex
1√
2
for odd ex
(5.30)
SIMD parallelization of the QR-decomposition
Like the channel ordering, the QR-decomposition can only be eﬃciently vectorized on a
wide SIMD processor architecture by processing multiple OFDM sub-carriers in paral-
lel. Furthermore, the performance of the QR-decomposition can be improved by speed-
ing up the reciprocal square root calculation, which is the most complex part of the
QR-decomposition algorithm from an implementation point of view. A speedup can be
achieved by calculating reciprocal square roots for two input vectors in parallel: The recip-
rocal square root operation is a real-valued operation, yet data vectors contain elements
for the real and the imaginary part of a value. As only one of the two components is
needed, another reciprocal square root operation can be performed in parallel by merg-
ing two data vectors. The principle approach is depicted by ﬁgure 5.12. The merging
and the separation of data values from diﬀerent vectors can be realized by simple masked
permutation operations, e. g. 16-bit butterﬂy permutations or rotation operations.
132
5.4 SIMD implementation of the FSD for MIMO-OFDM
x
0
x
1
x
2
x
3
x
4
x
5
x
6
x
7
x
0
x
1
x
2
x
3
x
4
x
5
x
6
x
7
reciprocal  square root
y
0
y
1
y
2
y
3
y
4
y
5
y
6
y
7
y
0
y
1
y
2
y
3
y
4
y
5
y
6
y
7
merging
separation
Figure 5.12: Merging of data vectors for the parallel computation of reciprocal square
roots.
5.4.3 Hard-decision FSD tree search
The hard-decision FSD tree search can be parallelized by processing up to M paths in
parallel (with M deﬁning the modulation size, i. e. M = 4 for QPSK and M = 16
for 16-QAM) and by processing multiple OFDM sub-carriers in parallel. Due to the
regular structure of the FSD tree, the latter approach produces no overhead at all and
requires the least programming eﬀort, as mostly the same assembly code can be used for
all permutation network types and SIMD widths. Furthermore, as parallel processing of
OFDM sub-carriers is also done during the channel ordering and the QR-decomposition,
there is no need for data reordering. Hence, an implementation based on the parallel
processing of OFDM sub-carriers has been realized. The processing of paths in the FSD
tree is performed sequentially and the best path is always updated after reaching a tree
leaf. The processing of the tree consists of the processing of the full expansion stage
(symbol s4) and the single expansion stages (symbols s3, s2, and s1), as discussed below.
Full expansion stage
In the full expansion stage, all possible values of s4 have to be sequentially enumerated
and the PED d4 = ||y4 −R4,4 · s4||22 has to be calculated. The enumeration of symbols
has been realized by storing all symbol values in a vector (two vectors for 16-QAM and
a 128-bit SIMD bit width) in a compressed form and rotating the symbol vector between
tree search iterations.
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Single expansion stages
In single expansion stages, only the best path survives. Therefore, there is no need to
calculate all PEDs. Instead, the best candidate can be determined by mapping the received
signal vector component ri into the constellation space of symbol si, similar to the fast
enumeration in the SSFE algorithm (see section 5.2.2). Based on equation (5.17), the best
candidate for si can be computed as:
si = arg min
sk∈M
∣∣∣∣∣
∣∣∣∣∣
(
yi −
nT∑
j=i+1
Ri,j · sj
)
/Ri,i − sk
∣∣∣∣∣
∣∣∣∣∣
2
2
(5.31)
⇔ si = arg min
sk∈M
∣∣∣∣∣∣∣∣∣∣
∣∣∣∣∣∣∣∣∣∣
(
yi −
nT∑
j=i+1
Ri,j · sj
)
︸ ︷︷ ︸
χi
−Ri,i · sk
∣∣∣∣∣∣∣∣∣∣
∣∣∣∣∣∣∣∣∣∣
2
2
(5.32)
Here, sk enumerates all possible symbol values. The second equation avoids the costly
division by Ri,i.
For rectangular modulation schemes, such as the QPSK and 16-QAM modulation schemes
used in LTE [Tec09b], the distance minimization can be done in parallel for the in-phase
and quadrature symbol components by one or multiple threshold comparisons. Figure
5.13 visualizes the approach for 16-QAM modulation. Assuming in-phase and quadrature
symbol component values in [−3,−1, 1, 3]5, the detection of the closest symbol can be
performed by two threshold comparisons6:
Re {χi} ≥ 0, Im {χi} ≥ 0 (5.33)
|Re {χi}| ≥ 2 ·Ri,i, |Im {χi}| ≥ 2 ·Ri,i (5.34)
For QPSK, only the sign bit of χi has to be detected. After detecting the symbol com-
ponent si in this manner, the algorithm proceeds to the next single expansion stage and
the PED for the current path is updated.
5.4.4 Soft-decision FSD tree search extension by bit-ﬂipping
The soft-decision FSD tree search extension by bit-ﬂipping (see section 5.3.3) requires
keeping a list of candidate paths, instead of only retaining the best path. Furthermore,
5This is a simpliﬁcation, which is done for better illustration of the approach.
6Note that after the QR-decomposition, the diagonal matrix elements Ri,i with i ∈ [1, 2, 3] are real-valued
and positive.
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Figure 5.13: Symbol detection by threshold comparisons in the scaled constellation dia-
gram for 16-QAM
all nodes and PEDs at a tree level i have to be computed before proceeding to the next
tree level i − 1 and the current minimum path has to be computed to determine where
additional paths have to be added by bit-ﬂipping. The candidate list leads to an increased
memory requirement for storing 28 (16-QAM) or 10 (QPSK) paths instead of one best
path. The sequential processing of tree levels leads to a loss in performance compared to
the hard-decision FSD implementation, where complete tree paths are processed sequen-
tially: During the hard-decision FSD tree search, paths are expanded by the described
thresholding approach, the PEDs are only needed at the tree leafs for updating the best
path. Hence, the PED calculation for a tree level can be done in parallel to the processing
of the next tree level, reducing the overhead for computing the Euclidean distance norm.
During the bit-ﬂipping soft-decision FSD, PEDs are needed at each tree level to compute
the candidate for bit-ﬂipping.
Bit-ﬂipping
The ﬂipping of sign bits for QPSK and 16-QAM can be realized by one masked vector
negation for the in-phase component and one masked vector negation for the quadrature
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component. For 16-QAM, a ﬂipping of the amplitude bits is also required. Assuming that
the valid symbol amplitudes are sym1 and sym2, the amplitude ﬂipping can be realized
by pre-computing s˜ = sym1 ⊕ sym2 and performing one masked exclusive or operation
with s˜ for the in-phase component and one for the quadrature component. Hence, the
bit-ﬂipping requires only one clock cycle per ﬂipped bit and vector.
5.4.5 LLR calculation for soft-decision MIMO decoding
After generating a list of candidates during the tree search with bit-ﬂipping, LLR values
have to be computed from the list of candidate symbol vectors and Euclidean distances.
The output of the soft-decision tree search is the hard-decision minimum (deﬁned by
symbol vector smin and squared Euclidean distance metric dmin) and the unsorted list of
candidates L. The LLR for bit bk (see equation (5.16)) can be estimated by computing:
L (bk |r) ≈ 1
N0
· (−1)(smin,bk==1) ·
dmin − min
s∈L
sbk 6=smin,bk
||r−H · s||22
 (5.35)
Each LLR calculation requires one subtraction, one masked negation (based on the bit
value of smin,bk), a multiplication by 1/N0, and a minimum search on list elements, whose
bit bk diﬀers from the hard-decision minimum. The minimum search is the most complex
task, as the list is not sorted and the bit values are not ordered. Hence, all elements in
the list have to be compared with smin and the minimum has to be updated based on the
comparison result7. The comparison with smin can be eﬃciently parallelized by storing
all symbol bits in one vector element8 and performing a bitwise exclusive or operation
(smin ⊕ s). The resulting bit values are then converted into vector masks and utilized
to update the minimum with a masked minimum operation. The proposed minimum
update algorithm requires nine clock cycles per list candidate for 16-QAM modulation
(one exclusive or and eight minimum operations on the VALU) and ﬁve clock cycles per
list candidate for QPSK modulation (one exclusive or and four minimum operations on
the VALU).
5.5 Performance analysis
In the following, the performance of the FSD on the scalable SIMD processor architecture
is analyzed. First, the overall eﬃciency of the diﬀerent FSD algorithm parts is assessed.
Next, the throughput of the hard-decision and soft-decision FSD implementations is eval-
uated based on the requirements for future 4G wireless systems. The analysis concludes
7The initial minimum is set to the maximum 16-bit integer value (32767).
8In-phase and quadrature components are still stored separately.
136
5.5 Performance analysis
with a performance comparison to other SDR, ASIC, and FPGA implementations of sim-
ilar sphere-based MIMO detectors. At the end of this section, approaches to improve the
algorithm performance with custom instructions are discussed.
5.5.1 Overview of FSD results
Table 5.5 gives an overview of the implementation results on the scalable SIMD processor
architecture and  for comparison purposes  on the EVP (see section 2.3.1). Columns
two and three display the runtime of the diﬀerent algorithm parts in clock cycles per
vector on the scalable SIMD processor architecture and the EVP respectively. The QR-
decomposition loop processes two vectors in parallel and requires 421 clock cycles on the
SIMD architecture, which explains the normalized runtime of 210.5 clock cycles. The
runtime per processed channel matrix depends on the number of 32-bit elements (16-bit
imaginary part, 16-bit real part) in a vector. The runtime does not depend on the SIMD
width. Hence, linear speedups can be obtained by increasing the SIMD width.
The runtimes on the scalable SIMD processor architecture are lower than the runtimes on
the EVP, although the EVP potentially oﬀers more LIW parallelism and a slightly richer
instruction set9. The diﬀerence results from the used programming approach: The EVP
is programmed in EVP-C, a C-based language with extensions for vector operations; the
scheduling of operations and the register assignment is done by a compiler. On the other
hand, the scalable SIMD processor architecture is programmed in assembly code, which
leads to a more eﬃcient scheduling of instructions. The soft-decision FSD algorithm
with bit-ﬂipping has not been implemented on the EVP, as a license for the software
development tools has not been available.
Table 5.5 also shows the average number of parallel operations in a LIW instruction
(Npar. ∅) for the inner loops of the algorithm parts, as well as the resource utilization
of the vector MAC unit (VMAC, RVMAC) and the vector ALU (VALU, RVALU). The
soft-decision FSD tree search consists of multiple loops; hence, average values for Npar. ∅,
RVMAC, and RVALU are shown. LIW parallelism does not depend on the SIMD width,
yet there are minimal diﬀerences (±1 vector permutation operation per loop iteration)
for permutation networks with diﬀerent widths for the soft- and hard-decision tree search
for 16-QAM. For these algorithm parts, the average value Npar. ∅ for all permutation
networks is listed.
Both the channel ordering and the QR-decomposition utilize the VMAC almost all the
time, as these algorithms are based on matrix multiplications on complex-valued matrices.
The high resource utilization values indicate the eﬃciency of the implementation; higher
values for RVMAC have not been obtained, because some algorithm parts do not require the
9For example, the scalable SIMD processor architecture supports vector move operations on three dif-
ferent units, while the EVP supports move operations on any vector unit.
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Table 5.5: Overview of FSD implementation results. Columns two and three show the
runtime in clock cycles per vector on the scalable SIMD architecture and the
EVP. The remaining columns contain the average number of parallel operations
per instruction (Npar. ∅) and the VMAC and VALU resource utilization.
Algorithm part SIMD pro. EVP Npar. ∅ RVMAC RVALU
[Cycles/vector] [%] [%]
Channel ordering 193 203 1.89 88.12 47.67
QR-decomposition 210.5 250 1.78 91.21 32.54
Hard-decision FSD search (QPSK) 127 148 2.125 89.29 60.71
Hard-decision FSD search (16-QAM) 503 640 2.61 87.30 69.84
Soft-decision FSD search (QPSK) 231  2.80 76.67 83.33
LLR calculation (QPSK) 65  3.40 0.00 100
Soft-decision FSD search (16-QAM) 855  2.76 78.44 82.54
LLR calculation (16-QAM) 281  3.22 0.00 100
VMAC. During the channel ordering, the VALU is mostly used for scaling operations (to
avoid errors due to the ﬁxed word length) and the computation of the new channel ordering.
The QR-decomposition algorithm requires operations on the VALU for the calculation of
Givens rotation matrices. The average number of parallel operations per instruction is
relatively low, because most of the time, only the VMAC is used for complex-valued MAC
operations and multiplications. The instruction count is low, because complex-valued
operations require two clock cycles.
In the FSD tree search implementation, the VMAC is mostly utilized for PED calculations,
while the VALU is required for the symbol candidate selection, the minimum update,
and the bit-ﬂipping in the soft-decision FSD. During the hard-decision tree search, PED
calculations on the VMAC and symbol selection operations on the VALU can be eﬃciently
parallelized, leading to a low runtime and a high VMAC utilization. The soft-decision
FSD with bit-ﬂipping requires sorting at each tree level, which increases the number of
operations on the VALU and prevents an eﬃcient parallelization of PED calculations and
symbol selection operations. Hence, the VALU resource utilization increases, while the
VMAC resource utilization decreases.
The soft-decision LLR calculation implementations achieve a very high degree of LIW
parallelism and a 100 percent utilization of the VALU for masked minimum operations
and exclusive or operations. The VMAC unit is not required for the calculation of the
best paths for a desired bit-value.
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5.5.2 Analysis of the achievable throughput
The FSD throughput can be calculated from the number of detected transmit vectors per
second, with each transmit vector containing four elements with four (16-QAM) and two
(QPSK) data bits. Table 5.6 lists the achieved throughputs on a 128-bit SIMD processor
architecture at a clock frequency of 300MHz for hard-decision and soft-decision decod-
ing. Two diﬀerent throughputs are listed: the worst-case throughput and the best-case
throughput.
Table 5.6: 4× 4 FSD throughput on 128-bit SIMD processor architectures
Algorithm Worst-case [Mbps] Best-case [Mbps]
Hard-decision FSD, QPSK modulation 18.10 54.86
Hard-decision FSD, 16-QAM modulation 21.18 34.85
Soft-decision FSD, QPSK modulation 13.72 28.91
Soft-decision FSD, 16-QAM modulation 12.47 16.21
The worst-case calculation assumes a fast fading channel, i. e. the channel matrix coef-
ﬁcients change during the transmission of one frame. Hence, the channel ordering and
the QR-decomposition have to be recomputed for each OFDM symbol. Therefore, the
runtime is calculated by adding up the channel ordering, QR-decomposition, and sphere
search runtime (and  for soft-decision MIMO detection  the LLR calculation runtime).
The best-case throughput calculation assumes a slow fading channel, i. e. the channel
matrix is assumed constant for the duration of one frame. In this case, the runtime for
channel ordering and QR-decomposition can be neglected, only the transformation of the
received vector based on the Q matrix has to be computed:
y = QH · r (5.36)
In the following, the best-case results are used for the throughput, as this is the usual
procedure in literature and MIMO transmission on a slow fading channel is more realistic
than MIMO transmission on a fast fading channel.
Figure 5.14 displays the (best-case) throughput for hard-decision and soft-decision MIMO
detection for diﬀerent SIMD widths in a logarithmic scale. The throughput scales lin-
early with the SIMD width. For hard-decision MIMO detection (ﬁgure 5.14a), a maxi-
mum throughput of 438.86Mbps for QPSK and 278.77Mbps for 16-QAM is achieved on
1024-bit SIMD processors. The soft-decision throughput is approximately half as much,
with a maximum of 223.26Mbps for QPSK and 129.73Mbps for 16-QAM on a 1024-bit
SIMD processor. The soft-decision throughput is signiﬁcantly lower than the hard-decision
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throughput, because additional paths have to be calculated by bit-ﬂipping and because of
the additional overhead for the LLR calculation.
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Figure 5.14: Best-case 4× 4 MIMO FSD throughput for diﬀerent SIMD widths for hard-
decision (a) and soft-decision (b) decoding
Throughput requirements for 4× 4 MIMO based on the LTE frame structure
The future 4G standard LTE-Advanced is based on LTE. Therefore, the following through-
put analysis assumes a frame structure based on LTE with 4×4 MIMO support for higher
data rates. An LTE frame has a duration of 10ms [Tec09b], each frame consists of 20
slots. In short CP mode, seven OFDM symbols are transmitted per slot. Assuming a
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bandwidth of 20MHz, one OFDM symbol comprises 2048 sub-carriers, with 1200 of these
carriers containing data. The required maximum throughput is given by:
Throughputmax =
NFFT/slot ·Ndata carrier · 4 · log2 (M)
tslot
(5.37)
For the assumed frame structure, a maximum throughput of 134.4Mbps is required for
QPSK modulation (M = 4) and a throughput of 268.8Mbps is required for 16-QAM
modulation (M = 16).
The implemented hard-decision FSD algorithm can meet these requirements. The required
throughput for QPSK modulation can be reached on a single 512-bit processor running at a
signiﬁcantly reduced clock frequency of less than 185MHz, the required throughput for 16-
QAM modulation can be reached on a 1024-bit SIMD processor running at approximately
290MHz. The required performance can also be reached by using multiple smaller SIMD
processors.
The bit-ﬂipping soft-decision FSD algorithm achieves a signiﬁcantly lower throughput.
A 1024-bit SIMD processor is required for QPSK modulation (at a clock frequency of
approximately 180MHz). Soft-decision FSD decoding for 16-QAM is not possible on a
single SIMD processor core for a 20MHz channel with 1200 data carriers. However, these
are only the throughput requirements for the maximum channel bandwidth and the case
that all data carriers are allocated to one user. Other channel bandwidths, with diﬀerent
numbers of data carriers are also supported by LTE [Tec10]. Table 5.7 lists the parameters
for diﬀerent channel bandwidths and the required SIMD width to decode all data carriers
for 16-QAM modulation. Table 5.8 lists the maximum number of resource blocks that can
be decoded in real-time; one resource block consists of 12 sub-carriers.
Table 5.7: Throughput requirements for diﬀerent channel bandwidths for 4×4 MIMO with
16-QAM modulation
Bandwidth FFT size Data carriers Required throughput Min. SIMD width
1.4MHz 128 72 16.13Mbps 128 bit
3MHz 256 180 40.32Mbps 256 bit (hard.) /
512 bit (soft.)
5MHz 512 300 67.2Mbps 256 bit (hard.) /
1024 bit (soft.)
10MHz 1024 600 134.4Mbps 512 bit (hard.)
15MHz 1536 900 201.6Mbps 1024 bit (hard.)
20MHz 2048 1200 268.8Mbps 1024 bit (hard.)
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Table 5.8: Maximum number of resource blocks that can be decoded in real-time for 4× 4
MIMO with 16-QAM modulation
SIMD width Resource blocks Data carriers Resource blocks Data carriers
Hard-decision FSD Soft-decision FSD
128 bit 12 144 6 72
256 bit 25 300 12 144
512 bit 51 612 24 288
1024 bit 103 1236 48 576
5.5.3 Comparison to SDR and hardware-based sphere decoders
Table 5.9 lists sphere decoders implemented as ASICs or on FPGA. The implemented
sphere decoders all apply a breadth-ﬁrst search strategy with a ﬁxed search tree. Guo and
Nilsson [GZMC06] designed an ASIC based on a modiﬁed K-best sphere decoder (K = 5)
using the Schnorr-Euchner enumeration for soft-decision sphere decoding. Barbero and
Thompson [BT06c] implemented the FSD algorithm on a Xilinx FPGA. Fasthuber et al.
proposed a scalable ASIC for soft-decision MIMO detection based on the SSFE algorithm,
the search tree is the same as the FSD tree.
Table 5.9: Performance of sphere decoding algorithms with ﬁxed-complexity in ASICs and
on FPGA
[GN06] [BT06c] [FLN+09]
MIMO system 4× 4
Modulation 16-QAM
Algorithm Modiﬁed K-best
(soft-decision, K = 5)
FSD SSFE (soft-decision,
m = (1, 1, 1, 16))
Platform ASIC
(1.07mm2 @ 0.13µm)
Xilinx XC2VP70
FPGA
ASIC
(0.29mm2 @ 65nm)
Clk. frequency 200MHz 100MHz 400MHz
Throughput 106.6Mbps 400Mbps 400Mbps
Power   28mW
The proposed implementation on the scalable SIMD processor architecture achieves a bet-
ter soft-decision throughput (129.73Mbps on a 1024-bit SIMD processor) than the K-best
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sphere decoder and about two-thirds of the throughput of the FPGA FSD implementation
(278.77Mbps for 1024-bit SIMD width) for hard-decision decoding.
The MIMO detection ASIC based on the SSFE algorithm by Fasthuber et al.[FLN+09]
oﬀers the highest throughput with very low area and power consumption. This chip clearly
deﬁnes the state-of-the-art for dedicated MIMO detection accelerators. Compared to the
1024-bit SIMD implementation, the soft-decision throughput is approximately three times
higher on the SSFE ASIC. The SIMD processor requires approximately 10 times as much
power and area as the ASIC.
Table 5.10 lists performance ﬁgures for MIMO detection algorithms on programmable
processor architectures for SDR. Li, Bougard et al. [LBL+08] implemented the SSFE
algorithm for spanning vector m = (1, 1, 2, 4)T on a high-performance ﬁxed-point DSP
core. The TMS320C6416 processor is a LIW processor with six ALUs and two multipliers.
Each unit can perform two 16-bit operations in parallel. The implementation realizes
hard-decision MIMO detection for 4× 4 MIMO and 64-QAM modulation.
Table 5.10: Performance of sphere decoding algorithms with ﬁxed-complexity on SDR pro-
cessors
[LBL+08] [LFN+09] [JSJ09]
MIMO system 4× 4 2× 2
Modulation 64-QAM 16-QAM 64-QAM
Algorithm SSFE
(m = (1, 1, 2, 4))
SSFE (soft-decision,
unknown m)
K-best (K = 8)
Processor TMS320C6416
VLIW DSP
ASIP based
on ADRES
(2× 4 256-bit SIMD)
SB3500
(3 SBX cores)
Clk. frequency 720MHz 400MHz 600MHz
Throughput 37.4Mbps 368Mbps 3.42Mbps
Power ≈1.7W [Hie03]  ≈360mW
Li, Fasthuber et al. [LFN+09] implemented the SSFE algorithm for soft-decision MIMO de-
tection on an ASIP based on the ADRES reconﬁgurable array (e. g. [MVV+03, SVPG+10])
with a 2× 4 array conﬁguration and 256-bit SIMD processing units as array elements and
application-speciﬁc instructions. The used spanning vector is not reported, the results for
16-QAM modulation assume a 2× 2 MIMO system.
Janhunen, Silvén and Juntii [JSJ09] implemented a K-best sphere decoder for K = 8 on
the SB3500 processor (see section 2.3.2) for 2× 2 MIMO and 64-QAM modulation.
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The proposed implementation of the FSD algorithm outperforms the SSFE implementation
on the TMS320C6416 processor and the K-best sphere decoder on the SB3500 processor,
while the SSFE implementation on the ASIP based on ADRES achieves apparently a higher
throughput. Yet, the throughput results are only for 2 × 2 MIMO, which is signiﬁcantly
less complex than 4×4 MIMO. Fasthuber et al. [FLN+09] report that there is a quadratic
growth in complexity for the LLR calculation from 2× 2 to 4× 4 for the SSFE algorithm;
the complexity of the tree level processing grows linearly. Hence, the performance for 4×4
MIMO will be signiﬁcantly lower. Furthermore, the high throughput can only be reached
with eight 256-bit SIMD processors and application-speciﬁc instruction set extensions.
If eight 256-bit SIMD cores are available for soft-decision MIMO detection based on the
FSD, a throughput of 259.46Mbps can be reached for a MIMO system with four receive
and transmit antennas.
5.5.4 Improving the FSD performance
The performance results for the FSD algorithm on the proposed scalable SIMD processor
architecture have been obtained without any application-speciﬁc modiﬁcations or exten-
sions to the processor architecture. Yet, during the implementation of the FSD algorithm,
performance bottlenecks that can be ﬁxed with small extensions to the instruction set have
been identiﬁed. Below, these bottlenecks and potential solutions are brieﬂy discussed.
The calculation of the squared Euclidean norm (||·||22) is a major performance bottleneck,
as the calculation requires multiple operations and lies in the critical path of the FSD
algorithm. The hard-decision FSD algorithm requires at least 16 squared Euclidean norm
computations and the soft-decision algorithm requires at least 72 squared Euclidean norm
computations for 16-QAM modulation. Each norm computation requires three consecu-
tive operations on the scalable SIMD processor architecture (see ﬁgure 5.15): First the
real and imaginary parts are squared using a multiplication operation. Next real and
imaginary parts are swapped using a permutation operation. In the last step, both values
are accumulated.
1: vmul_f16_rdnsat v0 v0 v0
2: vswap v1 v0
3: vaddsat v0 v0 v1
Figure 5.15: Assembly code fragment for the calculation of the squared Euclidean distance
A specialized squared Euclidean norm operation could possibly perform the same operation
on the VMAC unit in one clock cycle by ﬁrst squaring real and imaginary parts using the
multipliers and then accumulating the results for real part and imaginary part.
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The computation of the best symbol candidate by thresholding (see ﬁgure 5.13) during
the single expansion stages of the FSD is a further performance bottleneck, especially for
16-QAM modulation.
Assembly code for 16-QAM thresholding is displayed in ﬁgure 5.16: First, the absolute
value of the input vector v0 is calculated and the symbol value sym2 is broadcasted to
v4. Next, the absolute value is compared to the threshold for the amplitude of the symbol
vector and sym1 is broadcasted to v5. Then, the amplitude is updated, while the sign is
determined by comparing v0 to zero. In the fourth clock cycle, the sign of the symbol
vector is updated. The VALU is occupied all the time.
1: vabs v2 v0 || vbcst16 v4 r2
2: vcmpgte m1 v2 v1 || vbcst16 v5 r1
3: vcmpgte m2 v2 v3 || vmov_vmac v4 v5 m1
4: vneg v4 v4 m2
Figure 5.16: Assembly code fragment for the thresholding operation during SE stages for
16-QAM modulation
The thresholding is a performance bottleneck if no other useful operations can be done in
parallel, e. g. PED computations on the VMAC. During the soft-decision FSD, PED com-
putations cannot always be done in parallel to the thresholding; hence, the performance
can be improved by speeding up the thresholding operation. The thresholding can be re-
alized using small programmable lookup tables (LUTs) that are distributed to the 16-bit
SIMD lanes. Each LUT contains the possible symbol values; the address is generated from
the MSBs of the data values.
The thresholding requires two operations on the VALU for QPSK modulation; hence, there
is less room for improvement. Yet, QPSK thresholding could also be implemented using
small LUTs.
A further performance bottleneck is the minimum-search during the LLR calculation for
the soft-decision FSD, which requires one vector minimum operation per pair of bits
(in the in-phase and quadrature signal components) and soft-decision list element. The
performance could be improved by computing the required minimum for multiple bits in
parallel. As the channel decoding algorithm (e. g. a turbo decoder or an LDPC decoder)
does not require the LLR values in 16-bit precision, the LLR calculation could be performed
on 8-bit data types, with two 8-bit elements stored in one 16-bit vector element, potentially
leading to a runtime reduction by 50 percent.
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5.6 Conclusion
Sphere decoding can be eﬃciently realized on arbitrary wide SIMD processor architectures
if two prerequisites are satisﬁed. Firstly, a breadth-ﬁrst search strategy has to be applied
to the tree search instead of the original sequential depth-ﬁrst sphere search algorithm.
The FSD algorithm fulﬁlls this requirement and still achieves close to ML bit error rates.
Secondly, parallel processing of multiple sphere searches has to be enabled, as parallelism
in one sphere search is limited by the size of the modulation symbol alphabet (e. g. four
diﬀerent symbols for QPSK modulation). Future MIMO systems will probably use OFDM
block modulation. Hence, this requirement is fulﬁlled, as orthogonal OFDM sub-carriers
can be processed in parallel.
The hard-decision FSD implementation can meet the throughput requirements of 4× 4
MIMO systems based on the LTE frame structure (up to 278.77Mbps for 16-QAM mod-
ulation on a 1024-bit SIMD processor). Due to the signiﬁcantly increased complexity, the
implemented soft-decision FSD algorithm based on bit-ﬂipping achieves approximately
half the throughput of the hard-decision FSD algorithm.
The FSD implementation on the scalable SIMD processor architecture achieves approxi-
mately 32 percent of the soft-decision throughput of the best known hardware implemen-
tation [FLN+09], while also consuming more power and requiring more area. Compared
to other SDR implementations, the achieved performance for both hard-decision and soft-
decision MIMO detection is very good.
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Decoding of quasi-cyclic low density
parity check codes
The decoding of quasi-cyclic low-density parity check (LDPC) codes on the proposed
scalable SIMD processor architecture is evaluated in this chapter. Section 6.1 describes
the basics of LDPC coding, such as the representation by Tanner graphs and the properties
of quasi-cyclic LDPC codes. The following section (section 6.2) explains the decoding of
LDPC codes by message-passing algorithms. SIMD implementations of WiMAX LDPC
codes are discussed in section 6.3 and their performance is evaluated in section 6.4. Finally,
conclusions are drawn in section 6.5.
6.1 Fundamentals
LDPC codes are parity check codes based on very sparse matrices. The BER performance
of LDPC codes can be close to the Shannon limit [MN97, RSU01, CFRU01]. LDPC codes
have been invented by Gallager and ﬁrst published in his dissertation in 1960 [Gal63].
Yet, interest in LDPC codes only developed after the advent of turbo codes, which were
invented by Berrou and Glavieux in 1993 [BGT93]. LDPC codes were ﬁnally rediscovered
independently by MacKay and Neal [MN95] and by Wiberg [Wib96].
6.1.1 Deﬁnition of LDPC codes
LDPC codes are block codes that are deﬁned by a parity check matrix H in GF (2).1 H
is a (N −K)×N matrix, N is the code word length and K is the number of information
bits. The parity check matrix deﬁnes M = N − K parity check bits. The code rate is
R = K/N . A codeword c = [c1, c2, . . . , cN ] is valid if a multiplication with the check
matrix produces the zero vector:
H · cT = 0 (6.1)
1LDPC codes can also be deﬁned in GF (q) [DM98, BD03], yet so far these codes have not been considered
in wireless standards.
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Each row of the parity check matrix deﬁnes a parity check condition.
The encoding of a bit sequence b = [b1, b2, . . . , bK ] is done by a product with a K × N
generator matrix G:
c = b ·G (6.2)
The generator matrix can be calculated from the parity check matrix in systematic form,
which can be obtained by elementary matrix transformations:
H˜ =
(−AT IN−K) A : K × (N −K) (6.3)
G =
(
IK A
)
(6.4)
In general, the encoding of LDPC codes has a complexity of O (N2), yet Richardson and
Urbanke [RU01] developed a method based on the triangulation of the check matrix that
enables encoding with almost linear complexity.
LDPC codes can be described by the Hamming weights of rows wr and columns wc. In
the graphical representation by Tanner graphs, these values describe the check node and
bit node degrees (see section 6.1.2). A sparse parity check matrix satisﬁes the conditions
wr  M and wc  N . Codes with a constant row and column weight are called regular
codes. Irregular codes allow diﬀerent row and column weights in each row and column and
usually achieve better BER performance than regular codes [CFRU01]. Irregular codes
can be described by maximum and minimum row/column weights and the distribution of
weights. Codes for a desired block length can be computed using a method called density
evolution [RSU01].
6.1.2 Representation by Tanner graphs
An LDPC code can be represented by a bipartite graph, whose nodes are divided into two
disjoint sets called bit nodes (or variable nodes) and check nodes. Every edge connects a
bit node to a check node. Bipartite graphs for block codes have been proposed by Tanner
[Tan81] and therefore are denoted as Tanner graphs.
Figure 6.1 shows a Tanner graph for a (7,4)-Hamming code, which is deﬁned by the
following parity check matrix:
H =
1 1 1 0 1 0 01 1 0 1 0 1 0
1 0 1 1 0 0 1
 (6.5)
The check nodes represent the rows and the bit nodes the columns of the parity check
matrix. Edges between bit nodes and check nodes represent the non-zero entries in the
parity check matrix. Hence, a set of bit nodes connected to a check node describes one
parity check equation. Decoding of LDPC codes is done by passing messages along the
edges of the Tanner graphs (see section 6.2).
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Figure 6.1: Tanner graph of a (7,4) Hamming code
6.1.3 Quasi-cyclic LDPC codes
In general, the placement of ones in an LDPC matrix is unstructured, which complicates
the eﬃcient design of encoders and decoders (in hardware or on a programmable archi-
tecture). Quasi-cyclic LDPC codes are a class of structured codes [TSS+04, Fos04]; the
regular structure simpliﬁes both encoding and decoding.
A quasi-cyclic LDPC matrix is build from structured sub-matrices. A parity check matrix
H of sizeM×N is deﬁned by a block matrix Hb of size mb×nb, which describes z×z sub-
matrices of the parity check matrix. The factor z is called the expansion factor. Diﬀerent
codes, with diﬀerent parity check matrix sizes (M = mb · z, N = nb · z), can be deﬁned by
using diﬀerent expansion factors.
The sub-matrices deﬁned by block matrix Hb are either empty matrices or circular shifted
identity matrices. The entries of Hb deﬁne the circular right shift distance (values between
0 and z − 1) and the position of empty sub-matrices (symbolized by −). The example
below shows the construction of the parity check matrix from a given block matrix Hb for
z = 3.2 Zero elements have been omitted.
2The block matrix Hb has been arbitrarily chosen, the only purpose is demonstrating the construction
of the parity check matrix.
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Hb =
[
0 − 2
− 1 1
]
(6.6)
H =

1
1
1
1
1
1
1
1
1
1
1
1
 (6.7)
The regular structure of quasi-cyclic LDPC codes enables an encoding with linear com-
plexity O (N) [SYM08]. Furthermore, z × z sub-matrices can be processed in parallel in
the decoder, as independent pairs of check nodes and bit nodes are processed. Quasi-cyclic
LDPC codes are deﬁned in the WiMAX [IEE09b] and IEEE 802.11n [IEE09a] standards.
6.2 Decoding of LDPC codes
The decoding of LDPC codes using Tanner graph is done by iterative message-passing
from bit nodes to check nodes and vice versa. One decoding iteration exchanges messages
between all bit nodes and all check nodes. The decoding iterates either until all parity
check conditions are fulﬁlled or a maximum number of iterations is reached. Hard-decision
decoding is done using the bit ﬂipping algorithm [Gal63]. Below, the focus is on soft-
decision decoding. Soft-decision decoders operate on log-likelihood ratios (LLRs), which
describe the probability of bit values (see chapter 5.1.3, equation (5.15)). At the end of
the LDPC decoding, hard-decision output can be generated by returning the sign bits of
the LLR values.
The decoding of LDPC codes by message-passing can be described by the decoding sched-
ule and the applied iterative decoding algorithm.
6.2.1 Decoding schedules
The default schedule for message-passing is the ﬂooding schedule [Gal63, KF98]. The
ﬂooding schedule ﬁrst sends messages from all bit nodes to all check nodes. Then, all
check nodes send messages to all bit nodes. Figure 6.2a shows the ﬂooding schedule for
the (7,4)-Hamming code from ﬁgure 6.1. A ﬂooding schedule allows parallel processing
of all nodes. The main drawback of the ﬂooding schedule is its slow convergence rate
[SLG07].
Serial message-passing schedules update check nodes and bit nodes in a serial manner,
which leads to a faster convergence. A variable node serial schedule processes variable
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Figure 6.2: LDPC decoding with (a) ﬂooding schedule and (b) check node serial schedule
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nodes serially. For each variable node v, messages are sent from v to all check nodes
connected to v. Next, messages are sent from all check nodes connected to v back to the
variable node v. The remaining variable nodes are processed in the same manner.
A check node serial schedule processes check nodes serially. For each check node c, messages
are sent from all bit nodes connected to c to the check node. Then, the check node sends
back messages to all connected bit nodes. Afterwards, the other check nodes are processed
in the same manner. Figure 6.2b shows a check node serial schedule for the (7,4)-Hamming
code.
A serial schedule has a faster convergence rate than the ﬂooding schedule, as bit node and
check node information is updated during decoding iterations. Sharon, Litsyn and Gold-
berger [SLG04, SLG07] show that serial schedules converge twice as fast as the ﬂooding
schedule. Hence, the number of decoding iterations can be halved and the throughput of
a decoder potentially doubles. A serial schedule does not allow parallel processing of all
nodes, but the processing may be partially parallelized. In a check node serial schedule,
all bit nodes connected to a check node can be processed in parallel. The decoding of
quasi-cyclic LDPC codes using a serial schedule can also be done by processing z × z
sub-matrices of the parity check matrix in parallel. Furthermore, serial schedules require
less memory than the ﬂooding schedule (section 6.3, [SLG04]).
6.2.2 Iterative decoding algorithms
Decoding algorithms deﬁne the messages that are exchanged between check nodes and bit
nodes. The input for the decoding are the LLRs obtained from demodulation (In). These
LLR values deﬁne the intrinsic bit node information Lin of bit node n in the ﬁrst decoding
iteration. The message from bit node n to check node m is denoted as Lin,m. The state of
the check nodes is deﬁned by the extrinsic information Eim,n for all incoming edges. The set
of bit nodes connected to check node m is denoted as N (m). During the message-passing,
the extrinsic check node information for the currently processed edge from bit node n is
computed from all other incoming edges, except the edge from node n. The reduced set of
bit nodes is denoted as S (m,n) = N (m) \ {n}. The notation is summarized in table 6.1.
The most popular algorithms for soft-decision LDPC decoding are the sum-product or
belief propagation (BP) algorithm [Gal63, Mac99] and various algorithms based on the
min-sum algorithm [Wib96, CDE+05]. Both algorithms can be described by the following
three equations:
Lin,m = Ln − Eim,n (6.8)
Ei+1m,n = f
(
Lin′,m|n′ ∈ N (m) \ {n}
)
(6.9)
Li+1n = L
i
n,m + E
i+1
m,n (6.10)
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Table 6.1: Notation for LDPC decoding
Notation Deﬁnition
n Bit node index
m Check node index
In Input LLR for bit node n
Lin Intrinsic information of bit node n (in decoding iteration i)
Lin,m Message from bit node n to check node m
Eim,n Extrinsic information from check node m to bit node n
N (m) Set of bit nodes connected to check node m
M (n) Set of check nodes connected to bit node n
S (m,n) Set of bit nodes connected to check node m, excluding node n (N (m) \ {n})
The message to the check node Lin,m is calculated by subtracting the old extrinsic check
node information for node n from the intrinsic information Lin of the bit node, later the
new extrinsic check node information is added to Lin,m. Figure 6.3 shows the complete
decoding algorithm for a check node serial schedule.
The min-sum algorithm and the BP algorithm diﬀer in the update function for the check
node information, as can be seen in the following equations:
fBP
(
Lin′,m|n′ ∈ S (m,n)
)
=
∏
n′∈S(m,n)
sign
(
Lin′,m
) ·Ψ
 ∑
n′∈S(m,n)
Ψ
(
Lin′,m
) (6.11)
with Ψ (x) = − log2 (|tanh (x/2)|)
fmin-sum
(
Lin′,m|n′ ∈ S (m,n)
)
=
∏
n′∈S(m,n)
sign
(
Lin′,m
) · min
n′∈S(m,n)
∣∣Lin′,m∣∣ (6.12)
The BP algorithm (equation (6.11)) has a signiﬁcantly higher computational complexity
than the min-sum algorithm (equation (6.12)). Furthermore, the min-sum algorithm re-
quires much less memory [ZC09]. Therefore, the min-sum algorithm has been chosen for
the LDPC decoder implementation on the scalable SIMD processor architecture.
The memory requirements of the min-sum algorithm are low, as it only requires the sign
bits of messages from bit nodes and the minimum of all messages n′ ∈ N (m) \ {n}.
The minimum is either the absolute minimum or the second smallest value (the second
minimum), depending on the value of n. Hence, it is suﬃcient to store these two minima,
the position of the absolute minimum (for comparing with the node position n), and the
sign bits of all messages.
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1: Initialization
2: i← 0
3: E0m,n ← 0, L0n ← In ∀n ∈ [1, N ] ,∀m ∈M (n)
4: Decoding iteration
5: while i ≤ imax and parity check fails do
6: Loop on check nodes
7: for s = 1 to M do
8: Messages to check node
9: for all n ∈ N (m) do
10: Lin,m ← Lin − Eim,n
11: end for
12: Messages to bit nodes
13: for all n ∈ N (m) do
14: Ei+1n,m ← f
(
Lin′,m|n′ ∈ S (m,n)
)
15: Li+1n ← Lin,m + Ei+1n,m
16: end for
17: end for
18: i← i+ 1
19: end while
Figure 6.3: Check node serial iterative decoding algorithm for M ×N LDPC codes
6.3 SIMD implementation of LDPC decoding for
WiMAX
Decoding algorithms for quasi-cyclic LDPC codes deﬁned in the WiMAX standard
[IEE09b] have been implemented on the proposed SIMD processor architecture to ana-
lyze the scalability of SIMD processing for LDPC decoding. WiMAX deﬁnes multiple
codes with diﬀerent expansion factors z from the same block matrices Hb. The values of
the expansion factor range from 24 to 96 with a stride of four. Codes for z factors 32,
64, and 96 and code rates R = 2/3 and R = 5/6 have been implemented. Code parameters
are listed in table 6.2, the underlying block matrices are shown in table 6.3, empty sub-
matrices are symbolized by gray boxes. The block matrices Hb deﬁne cyclic shift distances
for expansion factor z = 96, the shift distance for other values of the expansion factor z is
calculated as:
[Hb,z] (i, j) =
⌊
[Hb] (i, j) · z
96
⌋
(6.13)
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Table 6.2: Implemented WiMAX codes [IEE09b]
N [bit] z factor K [bit] Number of slots
R = 2/3 R = 5/6 QPSK 16-QAM 64-QAM
768 32 512 640 8 4 
1536 64 1024 1280 16 8 
2304 96 1536 1920 24 12 8
Diﬀerent z factors and code rates have been selected to analyze the inﬂuence of chang-
ing parameters. The codes with expansion factor z = 96 are the computationally most
challenging codes, as they process the biggest matrices and require the most memory for
storing check node information.
The implemented LDPC decoders use 16-bit vector elements for the LLRs, as the scalable
SIMD architecture only supports 16-bit operations. Hardware implementations of LDPC
decoders (e. g. [MS03, RdBKC06, SC08, KW08, MB06]) usually use word lengths between
four and eight bits for LLRs. Hence, one way to achieve better throughput is implementing
support of shorter vector element types on the scalable SIMD architecture.
The implemented LDPC decoders apply a check node serial schedule and use the min-sum
algorithm for decoding. Due to the quasi-cyclic structure of LDPC codes for WiMAX,
z× z sub-matrices of the parity check matrix can be processed in parallel (i. e. z bit nodes
and z check nodes). The serial schedule also allows processing multiple sub-matrices in a
row of Hb in parallel, as all corresponding bit nodes are connected to the same z check
nodes. For SIMD widths less than 1024 bit and SIMD width 1024 bit with z factor 64, the
parallel processing of one sub-matrix is suﬃcient, as the expansion factor z is a multiple
of the number of 16-bit elements in a vector. The remaining codes require the parallel
processing of multiple z × z sub-matrices on a 1024-bit SIMD processor architecture to
utilize all SIMD lanes eﬃciently.
Below, the basic algorithm for min-sum decoding and its memory requirements are ex-
plained ﬁrst. Next, the algorithm implementation for the parallel processing of one sub-
matrix is presented. In the last subsection, the extension to the parallel processing of
multiple sub-matrices and the limitations of this approach are discussed. The imple-
mented LDPC decoders perform a ﬁxed number of iterations and generate hard-decision
output afterwards.
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Table 6.3: Block matrices for WiMAX [IEE09b]
Hb for code rate R = 5/6
1 25 55 47 4 91 84 8 86 52 82 33 5 0 36 20 4 77 80 0
6 36 40 47 12 79 47 41 21 12 71 14 72 0 44 49 0 0 0 0
51 81 83 4 67 21 31 24 91 61 81 9 86 78 60 88 67 15 0 0
68 50 15 36 13 10 11 20 53 90 29 92 57 30 84 92 11 66 80 0
Hb for code rate R = 2/3
3 0 2 0 3 7 1 1 1 0
1 36 34 10 18 2 3 0 0 0
12 2 15 40 3 15 2 13 0 0
19 24 3 0 6 17 8 39 0 0
20 6 10 29 28 14 38 0 0 0
10 28 20 8 36 9 21 45 0 0
35 25 37 21 5 0 4 20 0 0
6 6 4 14 30 3 36 14 1 0
6.3.1 Algorithm for min-sum decoding
The min-sum decoding algorithm based on equations (6.8), (6.10), and (6.12) consists of
two processing steps: calculating messages and updating the check node state based on
incoming messages. The check node state can be described by the parameters in table 6.4.
The algorithms for calculating messages and updating the check node state are shown in
ﬁgure 6.4 and ﬁgure 6.5 respectively.
1: if n 6= M im,pos then
2:
∣∣Eim,n∣∣←M im,min
3: else
4:
∣∣Eim,n∣∣←M im,min2
5: end if
6: s← pisign,m ⊕ sin,m
7: Lin,m ← Lin − (−1)s ·
∣∣Eim,n∣∣
Figure 6.4: Message calculation for message from bit node n to check node m using the
min-sum algorithm
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Table 6.4: Notation for min-sum decoding
Notation Deﬁnition
pisign,m Product of sign bits of incoming messages at check node m
M im,min Minimum of incoming messages at check node m
M im,min2 Second minimum (second smallest value) of incoming messages at
check node m
M im,pos Bit node position of the minimum of incoming messages at check
node m
sin,m Sign bit for message form bit node n to check node m
During the calculation of message Lin,m from bit node to check node, the sign of E
i
m,n is
calculated by an exclusive or of the sign sin,m for the message from the current bit node
to the current check node and the sign product of all messages from bit nodes pisign,m.
The amplitude is selected based on the position of the current node n and the minimum
position M im,pos. Based on the calculated sign s,
∣∣Eim,n∣∣ has either to be subtracted or
added to the intrinsic information Lin of the bit node. This can be implemented by a
conditional add/subtract operation, using the sign bit as condition. The update of the bit
node based on the extrinsic information of the check node can be calculated in a similar
manner.
The update of the check node state (ﬁgure 6.5), consists of updating the minimum, second
minimum (the second smallest value), minimum position, and sign product. The sign bit
of the incoming message also has to be saved.
The memory requirements of the min-sum algorithm are low. The signs sin,m and the sign
product pisign,m can be computed using mask vectors and later merged in 16-bit values to
reduce the memory requirements. Overall, the min-sum algorithm requires saving minima
(M im,min, M
i
m,min2), minimum position M
i
m,pos, signs, and the messages from the bit nodes
(Lin,m), which are needed for the following update of the bit nodes. If a serial schedule is
applied to the decoding process, the intrinsic bit node information Lin can be overwritten
with the message to the check node Lin,m, which further reduces the memory requirements.
For N bit nodes, M check nodes and a regular code with constant row weight wr the total
memory requirement in 16-bit values is:
MEM = N +M ·
(
3 +
⌈
wr + 1
16
⌉)
(6.14)
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1: M i+1m,min ← MAXINT
2: M i+1m,min2 ← MAXINT
3: pi+1sign,m ← 0
4: for all n ∈ N (m) do
5: si+1n,m ← sign
(
Lin,m
)
6: pi+1sign,m ← pi+1sign,m ⊕ si+1n,m
7: if
∣∣Lin,m∣∣ < M i+1m,min then
8: tmp←M i+1m,min
9: M i+1m,min ←
∣∣Lin,m∣∣
10: M i+1m,pos ← n
11: else
12: tmp← ∣∣Lin,m∣∣
13: end if
14: if tmp < M i+1m,min2 then
15: M i+1m,min2 ← tmp
16: end if
17: end for
Figure 6.5: Check node update based on incoming message for min-sum algorithm
6.3.2 Implementation for the parallel processing of one sub-matrix
The min-sum algorithm can be applied to z × z sub-matrices in parallel for quasi-cyclic
LDPC codes. The cyclic shift can be implemented by one or several vector rotation
operations depending on the number of vectors required for z bit nodes. If multiple
vectors are required, data from consecutive vectors has to be merged by masked move
operations. An example for z = 12 and V = 4 elements in a vector is shown in ﬁgure 6.6.
The vector masks for moving data can be computed from the rotation distance using a
special instruction, which sets the ﬁrst k mask elements to one based on a scalar input k.
The rotation operations enclose the processing of messages from bit nodes to check nodes
and, later on, from check nodes back to bit nodes: Before calculating the messages from
bit nodes to check nodes for one z × z sub-matrix, the intrinsic bit node data vectors
are right shifted. After ﬁnishing the calculations for the bit node updates with the new
extrinsic check node information, the shift operation is reversed by a rotation to the left.
The check node or bit node update and cyclic shift or inverse cyclic shift are performed in
one loop or split into a pair of loops dependent on the number of data vectors required for
the processing of a z × z sub-matrix. For each vector with intrinsic bit node information
Lin, three vectors for the old extrinsic check node information E
i
m,n (minimum, second
minimum, and minimum position) and three vectors for the new extrinsic check node
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Figure 6.6: Cyclic right shift by two for z = 12 and V = 4: First, all vectors are rotated,
next values from distinct vectors are merged by masked move operations.
information Ei+1m,n are required. All these values have to be stored in general-purpose
vector registers (signs are stored in mask registers). As only 16 general-purpose vector
registers are available, at most two bit node vectors can be processed in parallel. Yet, the
cyclic shift operation requires all bit node vectors. Therefore, the check node or bit node
update has to be split into two loops if the expansion factor z is greater than twice the
vector length: One loop performs the cyclic shift of z bit nodes; the other loop performs the
check node or bit node update. Table 6.5 lists combinations of SIMD width and expansion
factor that require separate loops.
Table 6.5: Decomposition of check node/bit node update operations and cyclic shifts into
loops: Table entries marked by Xdo not require separate permutation loops.
SIMD width z = 32 z = 64 z = 96
128-bit separate separate separate
256-bit X separate separate
512-bit X X separate
1024-bit X X separate
After ﬁnishing a ﬁxed number of decoding iterations, hard-decision output is generated
from the LLR values by selecting the sign bits of LLR values as the hard bits.
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6.3.3 Implementation for the parallel processing of multiple
sub-matrices
A parallel processing of multiple sub-matrices is necessary if the expansion factor is not
a multiple of the vector length (z = 32 and z = 96, SIMD width 1024 bit, V = 64
elements in a vector). Parallel processing of multiple sub-matrices can be done either
by processing multiple sub-matrices in one row of the block matrix Hb in parallel or by
processing multiple code words in parallel.
Parallel processing of sub-matrices in a row of Hb
Parallel processing of multiple sub-matrices in one row of Hb is possible, because the
same z check nodes are processed for diﬀerent bit nodes. Yet, this approach has several
disadvantages. Firstly, the parallel processing of sub-matrices requires vector rotation
operations on segments of vectors, as diﬀerent cyclic shifts are necessary for the various sub-
matrices. An example is shown in ﬁgure 6.7 on the left-hand side. Rotation operations on
sub-matrices can be performed on any of the implemented permutation networks; however,
these permutations are not supported by rotation instructions. Hence, the permutation
patterns have to be manually deﬁned and stored in permutation registers. This approach
is laborious and requires a lot of memory for storing the permutation patterns. Secondly,
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Figure 6.7: Parallel processing of sub-matrices in a row of Hb for z = 4, V = 8: The values
of the elements of Hb in the example are 1, 3, 1,−, 2,−.
empty sub-matrices require merging data from several data vectors, which introduces
further overhead. An example is shown on the right-hand side of ﬁgure 6.7. The third
disadvantage is that, after processing all non-empty sub-matrices in a row of Hb during the
message-passing from bit nodes to check nodes, the check node information from diﬀerent
vector segments has to be combined, because all segments contain information for the same
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z bit nodes. The combining of check node information from diﬀerent vector segments leads
to a further performance degradation.
Parallel processing of code words
The parallel processing of sub-matrices from diﬀerent code words is done by merging input
data from diﬀerent code words before the LDPC decoding, e. g. half of the elements in
a vector are taken from the ﬁrst code word and half of the elements are taken from the
second code word. Compared to the parallel processing of sub-matrices in a row of Hb, this
approach requires more memory, for storing the check node information of two code words,
and has a higher initial latency. Yet, an overhead due to empty sub-matrices as well as the
combining of check node information from diﬀerent vector segments can be avoided. The
parallel processing of code words also requires rotations on segments of a vector, but the
rotation distance is the same for all segments. Dependent on the permutation network,
the rotations still can be realized by (modiﬁed) vector rotation operations. The parallel
processing of code words introduces an overhead for merging and later separating data
from diﬀerent code words. The merging and separating have to be done once per pair of
code words; hence, the overhead does not depend on the number of decoding iterations.
Furthermore, the separation of code words can be done in one step with the generation
of hard-decision output. Overall, the merging and separation of code words increases the
runtime by two clock cycles per input vector, as the results in section 6.4 will show, this
overhead is negligible.
As the parallel processing of code words has some advantages compared to the parallel
processing of sub-matrices in a row of the block matrix Hb, this approach has been selected
for the LDPC decoders for expansion factors 32 and 96 on the 1024-bit SIMD processors.
Diﬀerent implementations have been chosen for crossbar and inverse butterﬂy permutation
networks.
On a crossbar network, the merging of code words can be done by interleaving values from
code words. The basic approach is shown in ﬁgure 6.8a. An interleaving of values enables
to perform cyclic shifts by simply doubling the rotation distance. No further changes are
necessary for any part of the processing.
On an inverse butterﬂy network, the interleaving of code words is not a viable approach,
as the required permutation is too complex and requires log2 (V + 1) permutation stages
(on pairs of vectors). Therefore, a block interleaving (see ﬁgure 6.8b) has instead been im-
plemented for the processing on inverse butterﬂy networks. In a block-interleaved format,
cyclic shifts have to be performed by rotations on vector segments. The permutations
are deﬁned by permutation patterns in permutation registers. For the LDPC codes with
expansion factor z = 96, vector masks for the merging of rotated values from diﬀerent
values also have to be stored in memory, as the masks cannot be automatically generated.
Figure 6.9 illustrates the required operations for a cyclic shift for an example with z = 12
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Code word 1
Code word 2 0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0 1 2 3
5 6 7
0 1 2 3
4 5 6 74
Interleaving
(a) Crossbar network
Code word 1
Code word 2
0 1 2 3
4 5 6 7
0 1 2 3 4 5 6 7
Interleaving
0 1 2 3
4 5 6 7
0 1 2 3 4 5 6 7
(b) Inverse butterﬂy network
Figure 6.8: Merging of code words for parallel processing
and V = 8. The required memory for storing permutation patterns and vector masks is
listed in table 6.6.
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Figure 6.9: Cyclic right shift by two for z = 12 and V = 8 for block-interleaved parallel
processing of code words
6.4 Performance analysis
In the following, the performance of the decoding of quasi-cyclic LDPC codes for WiMAX
on the scalable SIMD processor architecture is analyzed. First, throughput and speedup
results are presented. Then, the LIW resource utilization and the performance of bit node
and check node update loops are examined. The section concludes with a comparison of the
results to other LDPC decoder implementations for WiMAX and an overview of possible
application-speciﬁc instruction set extensions, which could improve the performance of
LDPC decoding.
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Table 6.6: Required memory for permutation patterns and masks for cyclic shifts on seg-
ments of vectors on a 1024-bit SIMD processor with an inverse butterﬂy network
z factor No. of patterns Memory
32 80 5 kB
96 80 5 kB + 1kB for masks
6.4.1 Throughput and speedup results
Throughput results for the implemented LDPC decoders have been obtained under the
assumption that 10 decoding iterations are done, which is an appropriate value for decoding
with a serial schedule3. The throughput results only contain the user data bits, as parity
check bits are no longer needed after the LDPC decoding. The number of user data bits
is given by the code rate R and the number of columns in the parity check matrix.
The obtained throughput results are listed in table 6.7. The maximum throughput that
can be achieved is 36.58Mbps for R = 5/6 and z = 64 on a 1024-bit SIMD processor.
The throughput is suﬃcient for 3G systems, yet nowhere close to the requirements of 4G
systems. The throughput for R = 2/3 is lower as the number of user data bits is reduced
and as a diﬀerent LDPC matrix is used. The LDPC matrices for R = 2/3 have twice as
many rows and half as many ones per row as the LDPC matrices for R = 5/6. Hence, the
overall complexity is the same, except for the initialization of check nodes (i. e. M im,min,
M im,min2), which requires twice as many operations for R = 2/3.
Variations in throughput results for diﬀerent expansion factors occur due to diﬀerent
implementations of cyclic shift operations, i e. if the cyclic shift operations have to be
done in a separate loop from the check node/bit node processing, the performance is
reduced.
Speedup results for the LDPC decoding are presented in ﬁgure 6.10. The speedup is
measured in comparison to the performance on a 128-bit SIMD processor (all 128-bit SIMD
processors achieve the same throughput). The speedup results show minimal diﬀerences
between codes with rate R = 5/6 and codes with rate R = 2/3.
Speedups better than linear speedup can be achieved if an increasing SIMD width leads to
a more eﬃcient decomposition of the processing stages. For example, the LDPC decoder
implementation for z = 32 on a 128-bit SIMD processor architecture requires separate
loops for the cyclic shift permutations (see table 6.5). The pair of loops for the cyclic shift
and the inverse cyclic shift requires four clock cycles per vector for loading and storing
data vectors, which leads to a decreased performance. If the SIMD width is increased from
3The referenced architectures in section 6.4.3 also use at most 10 decoding iterations.
163
Chapter 6 Decoding of quasi-cyclic low density parity check codes
Table 6.7: Throughput of LDPC decoding with 10 decoding iterations
SIMD architecture Throughput [Mbps], R = 5/6 Throughput [Mbps], R = 2/3
z = 32 z = 64 z = 96 z = 32 z = 64 z = 96
128-bit 3.93 4.05 3.94 3.11 3.20 3.04
256-bit Bfy1/Cross1 8.84 7.87 7.88 6.82 6.21 5.87
256-bit Bfy2/Cross2 9.16 7.87 7.88 7.04 6.21 5.87
512-bit Bfy1/Cross1 18.29 17.85 15.12 14.04 13.88 11.63
512-bit Bfy2/Cross2 18.29 18.50 15.12 14.04 14.35 11.63
1024-bit Bfy1 36.42 36.59 29.39 27.95 28.07 22.62
1024-bit Cross1 36.41 36.59 30.13 27.94 28.07 23.17
1024-bit Bfy2 36.28 36.59 29.39 27.75 28.07 22.62
1024-bit Cross2 36.41 36.59 30.13 27.94 28.07 23.17
128 to 256 bit, the permutations can be combined with the check node and the bit node
update, leading to a better performance.
On a 1024-bit SIMD processor architecture, the decoding for expansion factors z = 32
and z = 96 is done by processing sub-matrices from two code words in parallel, because
the expansion factors are no longer multiples of the SIMD vector length. The speedup
results for parallel processing of code words are similar to the speedup results for the
parallel processing of one z× z sub-matrix. Hence, the expansion factor z is no hard limit
for parallel SIMD processing. For z = 96, the speedup on inverse butterﬂy networks is
degraded (for 1024-bit SIMD processors), because vector masks and permutation patterns
for the cyclic shift operation on segments of vectors have to be read from memory. The
memory access cannot be hidden by LIW processing, as the performance of the loops that
realize the cyclic shift operations is already determined by memory access. For z = 32,
permutation patterns can be loaded in parallel to the processing of messages from bit node
to check node or vice versa  vector masks are not required at all for z = 32.
6.4.2 LIW resource utilization
Table 6.8 describes resource utilization and throughput of check node and bit node update
loops for all SIMD processors and all implemented expansion factors. The performance
of permutation loops is not discussed. Separate permutation loops for cyclic shifting of z
bit nodes always require two clock cycles per vector for loading and storing the bit nodes.
The permutations can be done in parallel to memory access.
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Figure 6.10: Speedup of LDPC decoding compared to a 128-bit SIMD processor with a
single-vector inverse butterﬂy network
In table 6.8, the column marked with Rot. distinguishes loops with combined bit/check
node update and cyclic shift (marked byX) from loops without cyclic shift (i. e. the shifting
is done in separate loops). The table lists the average number of parallel operations in
one instruction (Npar.∅) and the resource utilization of the VALU (RVALU). The resource
utilization of the VMAC is not listed, as the LDPC decoding does not require MAC
operations or multiplications. The last column lists the processing time per bit node
vector in clock cycles.
A check node update loop without permutations requires eight clock cycles per vector
for calculating the messages from bit nodes to check nodes and updating check node
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Table 6.8: LIW resource utilization of bit node and check node update loops
SIMD width z Description Rot. Npar.∅ RVALU Cycles/
vector
256-bit Bfy1/Cross1
32
Check node update X 2.667 88.89% 9
Bit node update 3.875 75% 4
256-bit Bfy2/Cross2
Check node update X 2.588 94.12% 8.5
Bit node update 3.375 75% 4
512-bit Bfy1/Cross1
32
Check node update X 2.875 100% 8
Bit node update 3.333 66.67% 4.5
512-bit Bfy2/Cross2
Check node update X 3.000 100% 8
Bit node update 3.556 66.67% 4.5
512-bit Bfy1/Cross1
64
Check node update X 2.667 88.89% 9
Bit node update 3.875 75% 4
512-bit Bfy2/Cross2
Check node update X 2.588 94.12% 8.5
Bit node update 3.375 75% 4
1024-bit Bfy1
32
Check node update X 2.706 94.12% 8.5
Bit node update 3.5 75% 4
1024-bit Cross1
Check node update X 2.875 100% 8
Bit node update 3.33 66.67% 4.5
1024-bit Bfy2
Check node update X 2.647 94.12% 8.5
Bit node update 3.375 75% 4
1024-bit Cross2
Check node update X 3.000 100% 8
Bit node update 3.56 66.67% 4.5
1024-bit Bfy1/Cross1
64
Check node update X 2.875 100% 8
Bit node update 3.333 66.67% 4.5
1024-bit Bfy2/Cross2
Check node update X 3.000 100% 8
Bit node update 3.556 66.67% 4.5
Other combinations of z Check node update 2.625 100% 8
and SIMD width Bit node update 3.833 100% 3
minima and sign bits. The resource utilization of the VALU is 100 percent; hence, a faster
processing is not possible. A bit node update loop without permutations takes three clock
cycles per vector for calculating the messages from check nodes to bit nodes and updating
the bit nodes. Again, the VALU is performing useful computations in each clock cycle.
Furthermore, the average number of parallel operations per LIW instructions is close to
the number of available instruction slots. In sum, the check node and bit node updates
require 11 clock cycles per vector if the cyclic shift of bit nodes is done in a separate loop.
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In case permutations for cyclic shifts are performed in the bit node and check node update
loops, the processing of both loops requires on average between 12.5 and 13 clock cycles
per vector, which is an increase of between 1.5 and 2 clock cycles. As performing cyclic
shifts in separate loops requires 4 clock cycles per vector, the throughput is higher if cyclic
shifts can be combined with the check node and the bit node update loops.
6.4.3 Comparison to other architectures
Table 6.9 lists the performance and parameters of selected ASIC implementations and one
SDR implementation of LDPC decoding for WiMAX. The ASIC implementations with
the highest throughputs and the greatest ﬂexibility have been listed.
Table 6.9: Overview of LDPC decoder implementations for WiMAX
[KW08] [SC08] [SZLW07] [SMZC07]
ASIC ASIC ASIC SODA PE
Technology 0.18µm 90nm 0.13µm 0.18µm
Parallel units 24 96  32
Frequency 100MHz 400MHz 83.3MHz 400MHz
Code rate all all 1/2 5/6
z factor all all all 96
Quantization 5 bit 8 bit  16 bit
Max. iterations 10 10 8 10
Algorithm min-sum BP min-sum min-sum
Max. throughput 68Mbps 1Gbps 30.3Mbps 18.3Mbps /
30.4Mbps (ASP)
Area 55 kgates 13.5mm2 8.29mm2 ≈ 5.1mm2
Power [mW] 165 410 52 ≈730
The LDPC decoders implemented by Kuo and Willson [KW08] and by Sun and Cavallaro
[SC08] support all WiMAX code rates and expansion factors. The decoder in [SC08] also
supports all quasi-cyclic LDPC codes deﬁned by IEEE 802.11n. The LDPC decoder chip
by Shih et al. [SZLW07] supports all rate 1/2 codes deﬁned by WiMAX.
The decoder by Sun and Cavallaro achieves the highest throughput of all ASIC implemen-
tations with a maximum throughput of 1Gbps, at the cost of high power consumption.
The decoder by Shih et al. achieves the lowest power consumption  and the lowest
throughput.
167
Chapter 6 Decoding of quasi-cyclic low density parity check codes
In comparison to these architectures, the throughput results on the scalable SIMD proces-
sor architecture are close to the throughput results on the low-power LDPC decoder chip
by Shih et al. (max. 36.59Mbps on a 1024-bit SIMD processor for z = 64 and R = 5/6),
while the power consumption is closer to the high-performance LDPC decoder by Sun
and Cavallaro (≈ 287mW on a 1024-bit SIMD processor with a single-vector permutation
network for z = 64 and R = 5/6 without memories, see chapter 7.1). One reason for the
low throughput on the scalable SIMD processor architecture is the used quantization of
LLRs. As the SIMD processor architecture only supports 16-bit vector elements, LLRs
are represented by 16-bit values. LDPC decoding in ASICs is usually done with LLRs
values quantized to between four and eight bits.
Seo et al. [SMZC07] implemented LDPC decoding for one WiMAX code (z = 96, R =
5/6) on one 512-bit SIMD SODA PE. At the maximum clock frequency of 400MHz, a
decoding throughput of 18.3Mbps is achieved, which is approximately 21 percent higher
than the throughput on one of the proposed 512-bit SIMD processors at 300MHz. Seo et
al. also presented an LDPC decoding ASP based on SODA. The ASP contains LDPC
accelerator units, which perform the processing of the extrinsic check node information
Eim,n. Furthermore, memory units perform the cyclic shifting of z× z sub-matrices during
memory access. Hence, there is no need for vector permutations. As a third optimization,
buﬀers have been designed, which store messages between check nodes and bit nodes as
well as the extrinsic check node information. Special instructions allow accessing these
buﬀers. The optimizations lead to an increased throughput of 30.4Mbps.
6.4.4 Improving the LDPC decoding performance
In the following, possible modiﬁcations on the scalable SIMD processor architecture that
could potentially lead to signiﬁcant performance gains are discussed. Modiﬁcations for
improving the SIMD scalability (i. e. for SIMD widths greater than the expansion factor
z) are discussed in chapter 7.3 and not considered in this section.
Quantization of LLR values
Assuming that the z factor is suﬃciently large compared to the SIMD vector length, the
LDPC decoding throughput could be doubled by adding support for 8-bit data types
in the VALU and the VPU and performing two 8-bit operations instead of one 16-bit
operation. Changes on the other SIMD processing units are not required. 8-bit support
increases the complexity of the permutation network (e. g. one additional permutation
stage for an inverse butterﬂy network) and requires some small modiﬁcations on the VALU.
Furthermore, mask values also need to be provided for each 8-bit vector element.
168
6.4 Performance analysis
In principle, the word length of LLR values could be further reduced to four bits, leading to
a potential quadrupling of the throughput. However, the quantization leads to a degraded
BER performance.
Instruction set extensions for LDPC decoding
The performance of LDPC decoding on the scalable SIMD architecture is limited by the
utilization of the VALU, which is required for computing messages from bit nodes to
check nodes (and vice versa) and the update of the extrinsic check node information. The
runtime of both processing steps could potentially be reduced by custom instructions.
The message computations can be sped up by a custom instruction for the calculation of
Eim,n (and E
i+1
m,n), which implements the algorithm segment in ﬁgure 6.11. The custom
instruction selects the absolute value of the extrinsic check node information based on a
comparison of the current node position n and the minimum position. The sign bit of
Eim,n is computed by an exclusive or operation of the sign product and the sign bit for the
current position.
1: if n 6= M im,pos then
2:
∣∣Eim,n∣∣←M im,min
3: else
4:
∣∣Eim,n∣∣←M im,min2
5: end if
6: Eim,n ← (−1)(p
i
sign,m⊕sin,m) · ∣∣Eim,n∣∣
Figure 6.11: Calculation of Eim,n during the message-passing
The performance of the check node update could be improved by adding a custom instruc-
tion for the update of the minimumM im,min and its position based on an incoming message
x =
∣∣Lin,m∣∣. The custom instruction in ﬁgure 6.12 compares and conditionally swaps the
incoming message x and the minimum M im,min. Furthermore, the minimum position is
updated.
1: if x < M im,min then
2: x←M im,min
3: M im,min ← x
4: M im,pos ← n
5: end if
Figure 6.12: Update of minimum and minimum position during the check node update
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Both proposed instructions require additional register ports for accessing all operands. The
number of register ports could be reduced by adding local state registers to the processing
units, which contain the check node state, i. e. the minima M im,min and M
i
m,min2, the
minimum position M im,pos and the required sign bits s
i
n,m and p
i
sign,m. In this case, further
instructions have to be added for initializing and reading the local registers.
6.5 Conclusion
Parallel SIMD processing of quasi-cyclic LDPC codes can be eﬃciently done by processing
z×z sub-matrices in parallel. Yet, the results in section 6.4 also demonstrate that parallel
SIMD processing is not limited by the expansion factor z. If the expansion factor z is not
equal to or a multiple of the SIMD width, close to linear speedup can still be achieved
by processing multiple code words in parallel. However, this approach requires more
complex permutation patterns for cyclic shift operations on vector segments. Hence, the
expansion factor z can be seen as a soft limit for the scalability of the SIMD vector length:
performance gains are possible for vector lengths greater than z, yet the vector length
should not be set to arbitrarily large values.
While LDPC decoding can be done on the proposed scalable SIMD architecture, through-
put and power consumption are signiﬁcantly worse than in state-of-the-art LDPC decoding
ASICs. One reason for the low throughput and the high power consumption is the quanti-
zation of LLR values (16 bits). A reduced word length of eight bits for LLR values would
not lead to a signiﬁcant performance degradation and enable to either achieve higher
throughput (by processing twice as many bit nodes in parallel) or reduce the power con-
sumption (by reducing the SIMD bit width). The throughput is further limited by the
instruction set, as message-passing and check node update have to be done by a series of
operations on the VALU.
If the ﬂexibility of a programmable processor architecture is desired for LDPC decod-
ing, the proposed SIMD processor architecture should be replaced by an optimized ASIP
based on SIMD processing. Such an ASIP could implement custom instructions for LDPC
decoding (e. g. as in section 6.4.4) and possibly the decoding of turbo codes as well.
Furthermore, unused processing units (e. g. the VMAC) could be removed, reducing the
processor area and power consumption (by reducing the number of register ﬁle ports and
possibly LIW instruction slots).
170
Chapter 7
Evaluation of the SIMD architecture
eﬃciency
The previous chapters focused on the mapping of key physical layer algorithms on SIMD
processors with LIW support and the scalability of the performance of these algorithms.
This chapter completes the evaluation of the scalability of SIMD processing by a discussion
of its costs: energy consumption and chip area. Power and energy consumption and chip
area estimates have been obtained from the gate level SIMD processor models, using the
methodology described in chapter 3.4.
Section 7.1 discusses area and power consumption ﬁgures for the implemented SIMD pro-
cessors. Area and power consumption estimates for data and program memory based
on the on-line tool CACTI [TMAJ08] are also presented. The following section (section
7.2) focuses on the energy and area eﬃciency of SIMD processing. Results show that
wide SIMD processors achieve better energy eﬃciency than SIMD processors with a small
number of parallel data paths. Section 7.3 addresses possible architectural changes, which
could further improve the scalability by overcoming the limitations of SIMD processing for
the discussed algorithms. The last section (section 7.4) addresses another cost of SIMD
processing  the parallel programming model. In this context, vectorization techniques
for compilers are brieﬂy discussed.
7.1 Area and power consumption results
Table 7.1 summarizes area and average power consumption ﬁgures for all synthesized
SIMD processor architectures. The average power consumption has been computed by
averaging the power consumption of all implemented FFT, sphere decoding, and LDPC
decoding algorithms. Next to columns listing chip area in square millimeters and power
consumption in milliwatts, the table also contains columns with normalized area and power
consumption ﬁgures. Area and power have been normalized to a 128-bit SIMD processor
with a single-vector inverse butterﬂy network for vector permutations. This processor
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architecture has the lowest complexity and achieves the worst throughput results for all
implemented algorithms.
Table 7.1: Area and power consumption results for the scalable SIMD processor architec-
ture
SIMD
width
Network Area [mm2] Norm. area Power [mW] Norm. power
128 bit
Bfy1 0.456 1.00 42.14 1.00
Cross1 0.456 1.00 41.98 1.00
Bfy2 0.497 1.09 45.17 1.07
Cross2 0.508 1.11 45.36 1.08
256 bit
Bfy1 0.831 1.82 74.68 1.77
Cross1 0.842 1.85 75.49 1.79
Bfy2 0.914 2.00 81.51 1.93
Cross2 0.968 2.12 81.46 1.93
512 bit
Bfy1 1.575 3.45 141.89 3.37
Cross1 1.627 3.57 142.38 3.38
Bfy2 1.768 3.88 158.32 3.76
Cross2 1.973 4.33 158.41 3.76
1024 bit
Bfy1 3.140 6.88 289.12 6.86
Cross1 3.334 7.31 291.75 6.92
Bfy2 3.507 7.69 321.79 7.64
Cross2 4.370 9.58 325.44 7.72
Normalized power consumption and area have also been plotted in ﬁgure 7.1 and ﬁgure 7.2,
respectively. The diagrams show four diﬀerent curves for SIMD processors with single-
vector inverse butterﬂy networks, single-vector crossbar networks, double-vector inverse
butterﬂy networks, and double-vector crossbar networks.
7.1.1 Average power consumption
The power consumption results show minimal diﬀerences between processors with cross-
bar and inverse butterﬂy networks if network width and SIMD width are the same. The
diﬀerence between crossbar network and inverse butterﬂy network increases with the
SIMD width. A 1024-bit SIMD processor with a double-vector crossbar network consumes
3.65mW more power than the same processor with a double-vector inverse butterﬂy net-
work. For 1024-bit SIMD processors with single-vector networks the diﬀerence in power
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Figure 7.1: Normalized power consumption
consumption between crossbar and inverse butterﬂy networks is 2.63mW. Processors with
double-vector networks require approximately 10 percent more power than processors with
single-vector networks. The increased power consumption results from the greater com-
plexity of the permutation network and the increased number of register ﬁle ports, which
leads to an increased register ﬁle complexity.
Figure 7.1 and table 7.1 show that the power consumption does not double with a doubling
of the SIMD width. This can be explained by the overhead for the scalar data path and
especially for the LIW decoding: A doubling of the SIMD width leads to double the
number of SIMD lanes and an increased complexity of the permutation network, yet area
and power consumption of the scalar data path and the instruction decoding logic do not
scale at all. Hence, wide SIMD processors are more energy and area eﬃcient than SIMD
processors that process narrow vectors  assuming the performance of algorithms scales
with the SIMD width.
Table 7.1 and ﬁgure 7.1 also show a jump in power consumption from 512-bit to 1024-bit
SIMD processors. The power consumption increases due to ineﬃcient RTL code generated
from LISA for the distribution of control signals from instruction decoder to SIMD pro-
cessing lanes: Control signals for the processing in the EX pipeline stage, such as opcodes
and register addresses, are distributed to pairs of 16-bit lanes in the RF pipeline stage.
Hence, for 64 16-bit lanes a fan-out of 32 is expected. Yet, the RTL code generated by
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Figure 7.2: Normalized area
LISA contains enable signals for some of the control signals, which are connected to all
signal bit lines. The high fan-out for the enable signals (32× the number of bits for the
control signal) leads to an increased power consumption of the synthesized model. There-
fore, wide SIMD processors that are intended as components of actual SDR systems and
not just for a design space exploration (as in this thesis) should not be modeled in LISA.
7.1.2 Area
The SIMD processor chip area does not double from 128-bit to 256-bit SIMD, because
of the constant overhead for the scalar data path and especially the instruction decoding
logic (more than 25 % of the total area for 128-bit SIMD processors). If the SIMD width
is further increased, the relative overhead for instruction decoding and scalar data path
is reduced and the slope of the area curves in ﬁgure 7.2 is mostly determined by the
complexity of the permutation network.
Table 7.2 lists total area and normalized area of the vector permutation unit (VPU) for
all implemented permutation networks. Results for the 128-bit SIMD processor with a
single-vector crossbar network have not been obtained, because the design hierarchy has
been ungrouped during synthesis. The area of the permutation networks depends on the
number of 16-bit input elements N and the network topology. Theoretically (see chapter
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3.1.5), the area of crossbar networks grows as O (N2), while the area of inverse butterﬂy
networks grows as O (N log2 (N)). The results in table 7.2 deviate from the expected area
growth, because the VPU comprises the permutation network and further control logic
for selecting operands and permutation patterns as well as logic for bypassing.
Table 7.2: Permutation network area
SIMD width Network Area VPU [mm2] Norm. VPU area
128 bit
Bfy1 0.009 1.00
Cross1  
Bfy2 0.016 1.86
Cross2 0.022 2.54
256 bit
Bfy1 0.019 2.15
Cross1 0.024 2.71
Bfy2 0.034 3.83
Cross2 0.069 7.80
512 bit
Bfy1 0.039 4.40
Cross1 0.073 8.25
Bfy2 0.076 8.64
Cross2 0.239 27.02
1024 bit
Bfy1 0.087 9.80
Cross1 0.246 27.82
Bfy2 0.157 17.80
Cross2 0.875 98.97
7.1.3 Power consumption and area estimates for memories
The results in table 7.1 do not include power consumption and area of program memory and
scalar and SIMD data memories as these memories have not been synthesized. Yet, mem-
ories contribute to the power consumption and especially the chip area. Therefore, area
and power consumption of memories have been estimated using the on-line tool CACTI
[TMAJ08], developed by HP Labs. CACTI models the access time, cycle time, area, leak-
age power, and dynamic power of integrated caches and memories. Diﬀerent technologies
are modeled based on the International Technology Roadmap for Semiconductors (ITRS).
Memories have been modeled in 90 nm technology using ITRS low operating power tran-
sistor models for a worst-case temperature of 400Kelvin. The obtained area results are
listed in table 7.3, power consumption results are listed in table 7.4. The program memory
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Table 7.3: Area of processor core and memories
SIMD width Network Core
area
Scalar
mem.
(4 kB)
Program
mem.
(24 kB)
SIMD
memory
(128 kB)
Total
area
128 bit
Bfy1 0.46mm2 0.13mm2 0.98mm2 4.56mm2 6.13mm2
Cross1 0.46mm2 0.13mm2 0.98mm2 4.56mm2 6.13mm2
Bfy2 0.50mm2 0.13mm2 0.98mm2 4.56mm2 6.17mm2
Cross2 0.51mm2 0.13mm2 0.98mm2 4.56mm2 6.18mm2
256 bit
Bfy1 0.83mm2 0.13mm2 0.98mm2 6.85mm2 8.79mm2
Cross1 0.84mm2 0.13mm2 0.98mm2 6.85mm2 8.80mm2
Bfy2 0.91mm2 0.13mm2 0.98mm2 6.85mm2 8.87mm2
Cross2 0.97mm2 0.13mm2 0.98mm2 6.85mm2 8.93mm2
512 bit
Bfy1 1.57mm2 0.13mm2 0.98mm2 6.56mm2 9.24mm2
Cross1 1.63mm2 0.13mm2 0.98mm2 6.56mm2 9.30mm2
Bfy2 1.77mm2 0.13mm2 0.98mm2 6.56mm2 9.44mm2
Cross2 1.97mm2 0.13mm2 0.98mm2 6.56mm2 9.64mm2
1024 bit
Bfy1 3.14mm2 0.13mm2 0.98mm2 11.87mm2 16.12mm2
Cross1 3.33mm2 0.13mm2 0.98mm2 11.87mm2 16.31mm2
Bfy2 3.51mm2 0.13mm2 0.98mm2 11.87mm2 16.49mm2
Cross2 4.37mm2 0.13mm2 0.98mm2 11.87mm2 17.35mm2
is modeled as a 24 kB memory with one read port and one write port. The write port
is intended for an external control processor or DMA controller, which transfers program
code and data to the SIMD processor. The scalar and the SIMD memory are modeled with
two combined read/write ports, one for accessing the memory from the SIMD processor,
one for an external control processor/DMA controller. The scalar and SIMD memory sizes
are 4 kB and 128 kB, respectively.
The results in table 7.3 show that the memories require signiﬁcantly more area than the
processor core. The area of the SIMD memory depends on the SIMD width, as the number
of elements in a vector determines the bit width for memory access. Surprisingly, the SIMD
memory area decreases from 256-bit to 512-bit. Yet, there is no clear explanation for this
behavior in CACTI's area report.
The power consumption ﬁgures in table 7.4 contain leakage power and the theoretical maxi-
mum dynamic power consumption. The dynamic power consumption assumes one memory
access per clock cycle (at 300MHz). The access rates of scalar and SIMD memories are
signiﬁcantly lower for all implemented algorithms; hence, the actual power consumption
176
7.2 Energy eﬃciency analysis
Table 7.4: Power consumption of processor core and memories
SIMD width Network Core
power
Scalar
mem.
(4 kB)
Program
mem.
(24 kB)
SIMD
memory
(128 kB)
Total
power
128 bit
Bfy1 42.14mW 2.22mW 11.95mW 38.04mW 94.35mW
Cross1 41.98mW 2.22mW 11.95mW 38.04mW 94.19mW
Bfy2 45.17mW 2.22mW 11.95mW 38.04mW 97.39mW
Cross2 45.36mW 2.22mW 11.95mW 38.04mW 97.58mW
256 bit
Bfy1 74.68mW 2.22mW 11.95mW 59.77mW 148.62mW
Cross1 75.49mW 2.22mW 11.95mW 59.77mW 149.43mW
Bfy2 81.51mW 2.22mW 11.95mW 59.77mW 155.45mW
Cross2 81.46mW 2.22mW 11.95mW 59.77mW 155.40mW
512 bit
Bfy1 141.89mW 2.22mW 11.95mW 76.74mW 232.80mW
Cross1 142.38mW 2.22mW 11.95mW 76.74mW 233.29mW
Bfy2 158.32mW 2.22mW 11.95mW 76.74mW 249.23mW
Cross2 158.41mW 2.22mW 11.95mW 76.74mW 249.32mW
1024 bit
Bfy1 289.12mW 2.22mW 11.95mW 131.62mW 434.91mW
Cross1 291.75mW 2.22mW 11.95mW 131.62mW 437.54mW
Bfy2 321.79mW 2.22mW 11.95mW 131.62mW 467.58mW
Cross2 325.44mW 2.22mW 11.95mW 131.62mW 471.23mW
should be less than the listed power consumption. The power consumption of the SIMD
memory increases with the SIMD width, as the port width increases.
As the area and power consumption ﬁgures obtained from CACTI's models are only rough
estimates, the energy eﬃciency analysis in the following section is done without considering
the power requirements of memories.
7.2 Energy eﬃciency analysis
Energy consumption is a better processor architecture metric than power consumption,
because it takes into account that wider SIMD processors can achieve greater throughputs.
The energy consumption of all implemented algorithms on all synthesized SIMD processors
has been calculated.
As the energy consumption depends on the power consumption and the algorithm per-
formance, the speedup results obtained in the previous three chapters are summarized in
ﬁgure 7.3. The implemented algorithms are listed on the abscissa of the diagram: FFT
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Figure 7.3: Speedup of algorithms compared to 128-bit SIMD processor with single-vector
inverse butterﬂy network
results on the left-hand side, sphere decoding results in the middle, and LDPC decod-
ing results on the right-hand side. The ﬁgure shows four groups of curves for 128-bit
(speedup approximately one), 256-bit (speedup approximately two), 512-bit (speedup ap-
proximately four), and 1024-bit (speedup approximately eight) SIMD processors. The
FFT performance has been measured including the overhead for the initialization of pa-
rameters.
Table 7.5 (128-bit, 256-bit SIMD) and table 7.6 (512-bit, 1024-bit SIMD) show the energy
consumption results. For radix-2 and mixed-radix FFT implementations, the energy re-
quired for processing one FFT has been calculated. The results for hard-decision (FSD)
and soft-decision (SFSD) ﬁxed-complexity sphere decoding have been computed for the
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processing of one OFDM sub-carrier. LDPC decoding energy consumption ﬁgures corre-
spond to the decoding of one code word with 10 decoding iterations.
7.2.1 Normalized energy consumption
The results in table 7.5 and table 7.6 show that the total energy consumption usually
decreases with an increasing SIMD width. Yet, as the energy consumption also depends
on the algorithm complexity, a direct comparison of results is diﬃcult. Therefore, the
normalized energy consumption has been calculated as an appropriate indicator for the
energy eﬃciency. The normalized energy consumption is shown in ﬁgure 7.4. The ﬁgure
is split into four parts with normalized energy consumption results for 128-bit, 256-bit,
512-bit, and 1024-bit SIMD processors. The diagrams show the normalized deviation of
the energy consumption from the energy consumption of a 128-bit SIMD processor with
a single-vector inverse butterﬂy network, i. e. normalized energy consumption values less
than one indicate that less energy is required. Results for diﬀerent permutation networks
for the same SIMD width are grouped together. As in the speedup diagram (ﬁgure 7.3),
the implemented algorithms are listed on the abscissae of the diagrams. Hence, normalized
energy consumption values should be compared in the vertical direction of the ﬁgure for
assessing the impact of a scaling of the SIMD width.
The normalized energy consumption results correlate to the speedup results: If linear
speedup or close to linear speedup can be achieved, the energy consumption decreases
with an increasing SIMD width. The best energy consumption results have been obtained
for the algorithms with the highest speedups, i. e. LDPC decoders for z = 32 and z = 64
and the 128-point FFT for SIMD widths greater than 256 bits. Algorithms that do not
scale as well, e. g. short radix-2 and mixed-radix FFTs, achieve the worst normalized
energy consumption ﬁgures. In some cases, the energy consumption even increases with
an increasing SIMD width.
The normalized energy consumption results for 1024-bit SIMD processors are slightly worse
than the results for 512-bit SIMD processors due to the increased power consumption for
high fan-out nets (see section 7.1.1). If the LISA generated RTL code would be replaced
by hand-optimized RTL code, the energy consumption should steadily decrease with an
increasing SIMD width.
A comparison of diﬀerent permutation networks in ﬁgure 7.4 shows that double-vector
permutation networks usually require more energy than single-vector networks. The in-
creased energy consumption results mostly from the increased register ﬁle complexity, as
double-vector networks require one additional read port and one additional write port for
the general-purpose SIMD register ﬁle. Across all SIMD widths, the power consumption
of the register ﬁles for double-vector networks is on average twice the power consumption
for single-vector networks. Double-vector networks only consume less energy than single-
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Figure 7.4: Normalized energy consumption of the implemented algorithms
vector networks if the wider permutation network leads to better speedups (e. g. for short
radix-2 FFTs).
The diﬀerences in the power consumption of crossbar and inverse butterﬂy networks for
the same network width and the same SIMD width are minimal for most algorithms.
7.2.2 Energy-delay product analysis
The normalized energy-delay product is another metric that can be used to assess the
eﬃciency of a processor architecture [GH96]. The normalized energy-delay product is a
product of the normalized runtime and the normalized energy consumption. Normalization
is again done by the results for a 128-bit SIMD processor with a single-vector inverse
butterﬂy network.
The diagrams in ﬁgure 7.5, ﬁgure 7.6, and ﬁgure 7.7 show normalized energy-delay product
and normalized area. The normalized energy-delay product is shown on the left ordinate
and the normalized area on the right ordinate. SIMD widths are shown on the abscissa.
The various curves represent diﬀerent permutation networks.
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Figure 7.5: Normalized energy-delay product and area for radix-2 and mixed-radix FFTs
Figure 7.5 shows normalized energy-delay curves for FFTs. The energy-delay product has
been calculated by averaging energy and runtime for all FFT sizes. Figure 7.6 depicts
normalized results for ﬁxed-complexity sphere decoding, which also have been obtained by
averaging. The normalized average energy-delay product for LDPC decoding is displayed
in ﬁgure 7.7.
The normalized energy-delay product curves in ﬁgure 7.5 show that more complex per-
mutation networks achieve better energy-delay products for the FFT processing on wider
SIMD processors. Single-vector networks outperform double-vector networks for a 128-
bit SIMD width, yet for wider SIMD widths, the double-vector networks achieve better
energy-delay products. The smallest energy-delay product is achieved for a 1024-bit SIMD
processor with a double-vector crossbar network. Yet, this processor also has the largest
chip area.
The FSD and LDPC decoding results in ﬁgures 7.6 and 7.7 show a diﬀerent behavior: As
there is no performance gain for double-vector permutation networks compared to single-
vector permutation networks, the energy-delay products for double-vector networks are
always worse than the energy-delay products for single-vector networks.
183
Chapter 7 Evaluation of the SIMD architecture eﬃciency
4 00
5.00
6.00
7.00
8.00
9.00
10.00
11.00
0 40
0.50
0.60
0.70
0.80
0.90
1.00
1.10
N
o r
m
a l
i z
e d
 a
r e
a
z e
d  
e n
e r
g y
- d
e l
a y
 p
r o
d u
c t
1.00
2.00
3.00
.
0.10
0.20
0.30
.
128 bit 256 bit 512 bit 1024 bit
N
o r
m
a l
i z
SIMD width
Energy-delay (Bfy1) Energy-delay (Cross1)
Energy-delay (Bfy2) Energy-delay (Cross2)
Area (Bfy1) Area (Cross1)
Area (Bfy2) Area (Cross2)
Figure 7.6: Normalized energy-delay product and area for soft-decision and hard-decision
FSD
Based on the analysis of all three algorithm classes, a single-vector network probably
achieves the best eﬃciency in a wide SIMD LIW architecture for physical layer processing.
The diﬀerences in the energy-delay products of crossbar and inverse butterﬂy networks are
negligible, yet crossbar networks require more area, but also oﬀer more ﬂexibility. Hence, a
decision between single-vector crossbar network and single-vector inverse butterﬂy network
should be taken based on the requirements of algorithms.
7.3 Possible approaches for improving the scalability
SIMD processing can be limited by available data parallelism, the overhead for aligning
data on vectors, and the need for intra-vector calculations on segments of data vectors.
Limited data parallelism cannot be compensated by changes on the processor architecture,
but the other two issues can be addressed by modiﬁcations on the SIMD data path. These
modiﬁcations do not provide unlimited scalability, yet the range of SIMD widths that still
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Figure 7.7: Normalized energy-delay product and area for the decoding of quasi-cyclic
LDPC codes
allows close to linear speedups can be extended and/or the algorithm complexity can be
reduced.
The following two sections discuss indirect SIMdD processing, which can improve the vector
alignment for short mixed-radix FFTs and LDPC decoding, and support of operations on
vector segments, which is useful for the parallel processing of multiple z × z sub-matrices
in LDPC decoding.
7.3.1 Vector alignment with indirect SIMdD processing
Indirect SIMdD processing, as discussed in chapter 2.3.5, extends a normal SIMD data path
with independent memory access capabilities for ﬁxed vector segments with VS elements
(V = k · VS). Independent memory access is enabled by supporting multiple parallel
address generation units and splitting one wide memory port into multiple smaller ports.
Indirect SIMdD support is useful for LDPC decoding, when multiple sub-matrices in a row
of the block matrix Hb are processed in parallel. One issue that limits the eﬀectiveness of
the parallel processing of multiple sub-matrices is the presence of empty sub-matrices (see
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chapter 6.3.3). If the expansion factor z of the quasi-cyclic LDPC code is a multiple of or
equal to the segment size VS in an indirect SIMdD architecture, memory access for empty
sub-matrices can be avoided. Furthermore, if sub-matrices from independent code words
are processed in parallel, the required block interleaving of data in vectors can be done by
memory access instead of requiring an additional permutation stage.
As discussed in section 4.5.4, short mixed-radix FFTs can be parallelized by virtually
reducing the vector length, i. e. data values that do not have to be processed together in the
next FFT stages or data values from diﬀerent FFTs are block-interleaved in vectors. The
required permutations have a low complexity, yet many registers are required for storing
independent data vectors, which reduces the number of consecutive FFT stages that can
be processed without memory access. On an indirect SIMdD processor architecture, the
block interleaving can be done during the memory access; hence, the processing of FFT
stages is no longer limited by available registers and the performance does not degrade.
The constraints for eﬃcient SIMD processing of mixed-radix FFTs can be relaxed: If
independent FFTs can be processed in parallel, the constraint that the FFT size is a
multiple of the squared segment size (NDFT = k · V 2S ) is suﬃcient. If the virtual reduction
of the vector length is done by block interleaving independent parts of one FFT, the
additional constraint that the FFT size is a multiple of twice the vector length (as in
the radix-2 FFT case) also must be fulﬁlled. If the whole mixed-radix FFT ﬁts into the
available SIMD registers, the block interleaving still has to be performed by permutation
operations on the VPU.
7.3.2 Support for operations on vector segments
The parallel processing of multiple sub-matrices during the LDPC decoding is limited by
the necessary reordering of vector elements. As cyclic shifts on sub-matrices have to be
performed, independent permutations on vector segments have to be realized. On an SIMD
processor with an inverse butterﬂy permutation network, the required permutations have
to be deﬁned by permutation patterns that are stored in memory. If the expansion factor z
is greater than  yet not a multiple of  the vector length, data from multiple consecutive
vectors also has to be merged on a vector segment basis, which requires complex vector
masks that also have to be stored in memory. If the required operations on vector segments
are directly supported by instructions, the memory requirements can be reduced and the
performance improves.
If sub-matrices from independent code words are processed in parallel in vector segments,
the same operations (permutations, merging by masked move operations) have to be done
for all vector segments. The required changes are supporting rotations on vector segments,
with the same rotation distance for all segments, and supporting an instruction, which
initializes all segments in a vector mask by setting the ﬁrst k bits to one. The latter can
be implemented with some additional control logic compared to an instruction, which sets
186
7.4 Software development for LIW SIMD processors
the ﬁrst k bits of the complete vector to one. A rotation on vector segments can also
be easily implemented on an inverse butterﬂy network. On an inverse butterﬂy network,
rotations are computed recursively by rotations on parts of a vector. For example, the
ﬁrst log2 (V )− 1 perform the same rotation operation on the two halves of a vector. The
last butterﬂy stage permutes elements from both vector halves to compute the rotation
on V element. Hence, rotations on vector segments can be computed by disabling the last
butterﬂy stage or stages, e. g. by simply setting all control signals to zero. An example
for a vector length of 16 elements and a cyclic shift of three elements is displayed in ﬁgure
7.8.
element
0 1 42 3 5 6 7 8 9 10 1112131415
shift 3
0 1 42 3 5 6 7 8 9 10 1112131415
0 42 6 8 10 12 141 3 5 7 9 11 13 15
45 6 7 8 9 10 1112
1314150
1 2 3
5 6 7 41 2 3
0 131415
129 10 11 8
stage 1
stage 2
stage 3
stage 4
rotations on 4
elements
rotations on 8
elements
rotation on
complete vector
Figure 7.8: Cyclic shift operation on an inverse butterﬂy network. The complete cyclic
shift is computed from cyclic shifts on smaller vector segments.
If sub-matrices from one code word are processed in parallel in vector segments, the cyclic
shift distances are no longer the same for all vector segments. Therefore, rotation opera-
tions that take multiple scalar rotation distances as an input, one for each vector segment,
are required, which increases the hardware complexity. Hence, a parallel processing of
independent code words is the preferred solution for LDPC decoding on wide SIMD pro-
cessors for SIMD widths beyond the expansion factor of the quasi-cyclic code.
7.4 Software development for LIW SIMD processors
One important issue for the development of SDR systems based on SIMD processors is
mapping applications on the processor architecture. In the best case, the software should
be written in a high-level language (e. g. C) and mapped on the processor by an optimizing
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compiler. According to a commonly used rule of thumb, compiler assisted software devel-
opment should ideally lead to 80 percent of the performance of hand-optimized assembly
code with 20 percent of the eﬀort.
In the context of SIMD processors for SDR with LIW support, the task of the compiler
can be characterized by three subtasks:
1. Operations in a high-level language have to be mapped on DSP instructions. De-
pendent on the instruction set and data types, this task includes the mapping on
complex multi-stage instructions, for example an add-compare-select instruction for
Viterbi decoding, and the detection of rounding and saturation logic.
2. Vectorizable program segments have to be recognized and eﬃciently mapped on
SIMD instructions, the diﬃculties of this crucial optimization step are discussed in
the following.
3. Operands have to be assigned to registers and instructions have to be scheduled in
LIW instructions. The eﬃciency of this task depends largely on the partitioning of
the algorithm into loops and functions.
All three subtasks still require programmers with detailed knowledge about the processor's
instruction set architecture (ISA). Furthermore, the input programs have to be written in
a manner that the compiler can understand.
For a SIMD processor architecture, the vectorization of algorithms is the most impor-
tant  and most challenging  issue. Compiler-based vectorization, e. g. for GPPs with
short SIMD extensions [NZ06, NRZ06] is usually done by analyzing inner program loops.
Data dependencies of array variables, which might prevent vectorization, are analyzed
and predeﬁned loop structures, e. g. reduction operations that sum up array elements,
are recognized. If an inner loop is vectorizable, the code is replaced by vector operations.
Due to the complexity of data access patterns in DSP algorithms, this approach is in-
suﬃcient for wide SIMD SDR processors. For example, vectorizing an FFT requires ﬁrst
choosing a vectorizable algorithm (see chapter 4). On the other hand, the FSD algorithm
allows diﬀerent vectorization strategies, which have diﬀerent overheads for vector permu-
tation operations. Yet, the optimal strategy cannot be detected by analyzing inner loops
separately.
Regular transforms, like the FFT, can be vectorized using a representation by Kronecker
products [Pit97]. For example, the SPIRAL compiler [PMJ+05, FP02] uses a mathe-
matical description of algorithms as its input. The algorithm is vectorized using formula
manipulations and the design space of possible algorithm decompositions is automatically
explored. Yet, this approach is not applicable to arbitrary algorithms.
One possible approach for vectorizing algorithms that cannot be expressed by regular
transforms is extending the traditional approach for the vectorization of inner loops with
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an analysis of the vector data alignment for the complete program [WSK07, WSK08]: As
a ﬁrst step, all options for parallelizing nested loops are explored. Next, the costs for
aligning data (i. e. the overhead for vector permutations) in loops and realigning data
between loop nests have to be estimated. The cost estimation is a complex task for
LIW SIMD processors, as the performance is only degraded by permutation operations
if the permutations cannot be done in parallel to useful arithmetical operations in LIW
instructions. Yet, the mapping of loop code on LIW instructions in turn depends on the
vectorization. If an accurate cost model for data alignment is available, the mapping
on vector operations can be done by solving an optimization problem on a graph that
describes the diﬀerent possible vectorization strategies and their costs.
As the complexity of the design of an optimizing compiler for SIMD SDR processors is
very high, most wide SIMD processor architectures only support some subtasks of the
software development by automatic tools, the remaining tasks have to be done by the
programmers: The EVP is programmed in EVP-C [vHM+04]; a C-based language with
specialized commands, called intrinsics, for SIMD vector operations and DSP instructions,
the compiler only performs register allocation and optimization for VLIW processing. The
Ardbeg processor's instruction set is based on the ARM NEON SIMD instruction set
[WLS+08a]. The NEON instructions are supported by intrinsics in the compiler [ARM08].
The Sandblaster processor is the only SIMD SDR processor with a complete vectorizing
compiler, which also supports multi-threading [JGKM04]. However, as reported in [JSJ09],
the vectorization does not always work.
The programming model that has been selected for the EVP oﬀers performance that is close
to the performance of hand-coded assembly code. Yet as the vectorization, the mapping
on intrinsics, and the decomposition of the algorithm into loops that can be eﬃciently
processed by the VLIW compiler still have to be done manually, the required programming
eﬀort and knowledge of the processor architecture are still high. The performance of
the EVP-C compiler has been evaluated by comparing the results to the performance of
hand-coded assembly code on the proposed SIMD processor architecture for FFT and
sphere decoding algorithms. Performance results for the same vector length and the same
permutation network topology have been compared. As the EVP supports more LIW
slots, the comparison is not 100 percent accurate. The results are listed in table 7.7.
For most considered algorithms, the performance degradation due to the compiler is less
than 10 percent. Only complex loops, e. g. the radix-5 DFT stage in the 960-point FFT
and the FSD tree search, achieve signiﬁcantly worse performance.
189
Chapter 7 Evaluation of the SIMD architecture eﬃciency
Table 7.7: Comparison of compiler generated code on the EVP and hand-optimized as-
sembly code on the proposed SIMD architecture (256 bit SIMD width, cross-
bar network). FFT throughput is measured in FFTs per second, while FSD
throughput is measured in OFDM sub-carriers per second.
Algorithm Throughput
on SIMD core
Throughput on EVP Diﬀerence [%]
64-pt. FFT 6.00 · 106 FFTs/s 6.00 · 106 FFTs/s ±0%
256-pt. FFT 1.14 · 106 FFTs/s 1.07 · 106 FFTs/s -6.1%
512-pt. FFT 5.07 · 105 FFTs/s 4.81 · 105 FFTs/s -5.1%
1024-pt. FFT 2.08 · 105 FFTs/s 2.11 · 105 FFTs/s +1.4%
2048-pt. FFT 1.04 · 105 FFTs/s 9.77 · 104 FFTs/s -6.1%
192-pt. FFT 1.46 · 106 FFTs/s 1.39 · 106 FFTs/s -4.8%
384-pt. FFT 6.76 · 105 FFTs/s 6.15 · 105 FFTs/s -9.0%
576-pt. FFT 3.82 · 105 FFTs/s 3.55 · 105 FFTs/s -7.1%
768-pt. FFT 2.95 · 105 FFTs/s 2.71 · 105 FFTs/s -8.1%
960-pt. FFT 2.11 · 105 FFTs/s 1.85 · 105 FFTs/s -12.3%
1152-pt. FFT 1.80 · 105 FFTs/s 1.69 · 105 FFTs/s -6.1%
FSD channel ordering 1.24 · 107 FFTs/s 1.18 · 107 FFTs/s -4.8%
QR-decomposition 1.14 · 107 FFTs/s 9.60 · 106 FFTs/s -15.8%
QPSK FSD search 1.89 · 107 FFTs/s 1.62 · 107 FFTs/s -14.3%
16-QAM FSD search 4.77 · 106 FFTs/s 3.75 · 106 FFTs/s -21.4%
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4G SDR systems come with steep requirements on the eﬃciency of programmable architec-
tures. SIMD processors can potentially achieve a good ratio between energy consumption
and throughput performance. Yet, SIMD processors require algorithms that can utilize
all parallel data lanes eﬃciently. Therefore, the scalability of SIMD processing for key
algorithms of 4G wireless systems has been investigated in this thesis.
Overview of results
A scalable SIMD processor architecture has been proposed in chapter 3, which enables
an exploration of SIMD widths ranging from 128 bit to 1024 bit as well as four diﬀer-
ent permutation networks for vector element permutations. The considered permutation
networks are single-vector inverse butterﬂy, single-vector crossbar, double-vector inverse
butterﬂy, and double-vector crossbar networks. Supplying diﬀerent permutation networks
allows investigating how the support of more complex permutations inﬂuences the algo-
rithm performance and the complexity of the processor architecture. LIW execution has
also been implemented, as the parallel processing of computational operations (e. g. a
vector addition) and overhead operations (e. g. vector element permutations) improves
the scalability by hiding overhead operations. Synthesized gate level processor models for
all SIMD processors allow estimating chip area, maximum frequency, power consumption,
and energy consumption.
Radix-2 and mixed-radix FFT algorithms for SIMD processors have been investigated
in chapter 4. FFT algorithms that enable eﬃcient SIMD processing have been derived
from the matrix representation of the FFT. The radix-2 FFT algorithm requires that the
FFT size is at least twice the SIMD vector length V , yet the mixed-radix FFT algorithm
only enables eﬃcient vector processing for FFT sizes that are a multiple of the squared
vector length. Both algorithms perform all FFT stages (e. g. radix-2 butterﬂy stages) on
complete data vectors and require only log2 (V ) permutation stages that can mostly be
realized by simple masked butterﬂy permutations on pairs of vectors. If the constraints are
satisﬁed, close to linear speedup can be achieved. The achieved throughput performance
is competitive to the performance of dedicated FFT processors.
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Sphere decoding, which is a technique for ML detection in spatial multiplexing MIMO
systems, has been studied in chapter 5. The original sphere decoder (SD) algorithm is
a sequential algorithm with a variable complexity, i. e. the number of required iterations
depends on the input data. Hence, the SD algorithm is neither suited for real-time hard-
ware implementations nor for SIMD processing. Therefore, sphere decoding algorithms
that combine a ﬁxed-complexity with a parallelizable structure have emerged. The ﬁxed-
complexity sphere decoder (FSD) has been mapped on the scalable SIMD processor archi-
tecture, as the algorithm has a relatively low computational complexity and achieves a BER
performance close to the ML performance [BT06a, BT06c, BT08b]. The FSD algorithm
also has been extended to a soft-decision algorithm, which computes log-likelihood ratios.
The algorithm performance scales linearly with the SIMD width if multiple sub-carriers
of an OFDM symbol are processed in parallel. The achieved throughput for soft-decision
output on a 1024-bit SIMD processor is greater than 100Mbps for a 4× 4 MIMO-OFDM
system with 16-QAM modulation; hence, the throughput should be suﬃcient for most
battery-powered mobile devices in future 4G systems. The throughput performance is
better than the performance of other reported SDR sphere decoding implementations, but
SIMD processors achieve neither the high throughput nor the high energy eﬃciency of a
state-of-the-art MIMO detection ASIC.
The decoding of quasi-cyclic LDPC codes has been investigated in chapter 6. Quasi-cyclic
codes are a class of structured LDPC codes, which are described by z × z sub-matrices
that are either empty or cyclic shifted unity matrices. The decoding of LDPC codes is
done by message-passing algorithms on a graph-representation of the parity check matrix,
which consists of bit nodes and (parity) check nodes. The regular structure of quasi-cyclic
codes enables processing z bit nodes and z check nodes in parallel. Implementation results
show that linear or close to linear speedups can be achieved on wider SIMD processors
even for SIMD widths greater than the expansion factor. Yet, in this case, the process-
ing is more elaborate, as cyclic shifts on segments of data vectors are necessary. The
maximum throughput that has been achieved is 36.59Mbps for a rate 5/6 WiMAX code
with z = 64 on a 1024-bit SIMD processor. The throughput could be easily improved by
supporting 8-bit data types next to 16-bit data types for vector elements and by adding
custom instructions for the check node processing. In the current state, both throughput
performance and energy consumption are signiﬁcantly worse than throughput performance
and energy consumption of ASIC solutions for LDPC decoding.
The energy eﬃciency and the chip area of the proposed scalable SIMD processor architec-
ture have been analyzed in chapter 7. Results for energy consumption and energy-delay
product show that the energy eﬃciency increases with the SIMD width, as the relative
amount of energy spent on the decoding of instructions and the scalar data path de-
creases. Single-vector permutation networks achieve the best energy-delay product results
for sphere decoding and LDPC decoding. Double-vector permutation networks achieve
slightly better energy-delay products than single-vector permutation networks for FFTs
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on 512-bit and 1024-bit SIMD processors. Overall, single-vector permutation networks
appear to be the best option for SIMD processors with LIW support for SDR algorithms.
Networks with inverse butterﬂy and crossbar topologies achieve similar energy eﬃciency
results. Crossbar networks oﬀer more ﬂexibility at the cost of more chip area.
Selection of SIMD width and permutation network topology
The optimal combination of SIMD width and permutation network topology depends on
the targeted application(s). Yet, some basic guidelines can be derived from the design
space exploration in this thesis. The main criterion for selecting the SIMD width is the
desired throughput performance of an application. The achievable throughput depends on
the computational complexity of algorithms on the SIMD architecture. The complexity
of FFT algorithms is the lowest of all three considered algorithm classes. Yet, radix-2
and especially mixed-radix FFTs also require the most complex data alignment. The
most complex task is LDPC decoding, which is more than one order of magnitude more
complex than FFT processing. The complexity of sphere decoding using the FSD algorithm
is somewhere in the middle between the other two algorithm classes.
Due to the high complexity of LDPC decoding, a SIMD-based architecture for LDPC
decoding and MIMO-OFDM should be a multi-core processor architecture. Such an ar-
chitecture would comprise at least one SIMD processor dedicated to MIMO-OFDM pro-
cessing, i. e. sphere decoding and FFT processing, as well as other less demanding tasks,
and several SIMD processors optimized for LDPC decoding.
The SIMD width for LDPC decoding should be as wide as possible, as wide SIMD proces-
sors in principle achieve the best energy eﬃciency ﬁgures. If quasi-cyclic LDPC codes with
expansion factors that are not multiples of the SIMD width shall be decoded, a crossbar
network topology oﬀers better performance than an inverse butterﬂy network topology.
Alternatively, a modiﬁed inverse butterﬂy network with support for permutations on vec-
tor segments could be used (see section 7.3.2). Compared to single-vector permutation
networks, double-vector permutation networks oﬀer no performance gain, but they re-
quire more energy for the register ﬁles. Therefore, the permutation network should be a
single-vector network.
For MIMO-OFDM processing, the optimal SIMD architecture depends on the concrete
algorithm mix and the desired throughput. In principle, the alternatives are using many
SIMD cores with short SIMD widths or few wide SIMD cores. Wide SIMD processors
potentially oﬀer better energy eﬃciency, but also are less ﬂexible concerning the alignment
of data values, as longer data vectors are processed. In the following, an example for a
hypothetical cellular MIMO-OFDM transmission system using OFDM-A for the downlink
(DL) and SC-FDMA for the uplink (UL) channel is used to illustrate the decision process
for the design of a SIMD-based architecture for a mobile device. The scenario assumes
4 × 4 MIMO with 16-QAM modulation, an OFDM symbol size of 1024 sub-carriers, and
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10,000 OFDM symbols per second. In the DL channel (OFDM-A), at most 600 sub-
carriers are assigned to one user, while at most 384 sub-carriers are assigned to one user
in the UL channel (SC-FDMA). This corresponds to peak throughputs of 96Mbps in
the DL and 61.44Mbps in the UL channel. The main tasks that have to be performed
on the SIMD-based architecture are radix-2 and mixed-radix FFTs for UL SC-FDMA
modulation, radix-2 FFTs for DL OFDM-A demodulation and sphere decoding using the
FSD algorithm in the DL channel.
Figures 8.1 and 8.2 list processor utilization1 and total energy consumption results, respec-
tively, for diﬀerent multi-core SIMD architectures that can meet the required throughput
performance. The energy consumption ﬁgures include only the processor cores, but neither
interconnect nor memories.
0
10
20
30
40
50
60
70
80
90
100
4x 128
4x 128
4x 128
4x 128
2x 256
2x 256
2x 256
2x 256
512-b
512-b
512-b
512-b
1024-
1024-
1024-
1024-
P r
o c
e s
s o
r  u
t i l
i z
a t
i o
n  
[ %
]
UL FFTs
DL FFTs
DL MIMO FSD
8-bit, B
fy1
8-bit, C
ross1
8-bit, B
fy2
8-bit, C
ross2
6-bit, B
fy1
6-bit, C
ross1
6-bit, B
fy2
6-bit, C
ross2
bit, B
fy1
bit, C
ross1
bit, B
fy2
bit, C
ross2
-bit, B
fy1
-bit, C
ross1
-bit, B
fy2
-bit, C
ross2
Figure 8.1: Processor utilization for the example MIMO-OFDM transmission scenario
As ﬁgure 8.1 shows, a single 512-bit SIMD processor can achieve the required throughput
performance at a total processor utilization of about 90 percent, the same performance
can be reached with two 256-bit SIMD processors or four 128-bit SIMD processors. One
1024-bit SIMD processor can also achieve the required throughput performance at approx-
imately 45 percent processor utilization. However, a 1024-bit SIMD processor is oversized
for this scenario, as illustrated by the area curve in ﬁgure 8.3.
1The processor utilization describes the relative amount of time spend on a task on the multi-core
architecture. At a processor utilization of 100 percent, all processor cores are occupied all the time
and no further tasks can be executed without adding further processor cores.
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Figure 8.2: Total energy consumption for the example MIMO-OFDM transmission sce-
nario
Figure 8.2 shows that the 512-bit SIMD processor architectures are the most energy ef-
ﬁcient processors for this scenario.2 Single-vector permutation networks require signiﬁ-
cantly less energy and achieve almost the same performance as double-vector permutation
networks. Therefore, a single-vector permutation network should be selected. Single-
vector inverse butterﬂy and crossbar networks achieve similar processor utilization and
energy consumption results, but inverse butterﬂy networks require less area (see ﬁgure
8.3). Hence, for this scenario, a 512-bit SIMD processor architecture with a single-vector
inverse butterﬂy network is an adequate solution. If increased ﬂexibility for vector data
alignment is desired, two 256-bit SIMD processors could instead be used at the cost of
increased energy consumption.
Possible topics for future research
The performance of short mixed-radix FFTs, whose sizes are not multiples of the squared
vector length, and the LDPC decoding for vector lengths greater than the expansion
factor z is limited due to the complexity of the required permutations and memory access
patterns. As discussed in chapter 7.3, indirect SIMdD processing and eﬃcient support
for parallel permutation operations on segments of vectors are two techniques that could
2The 1024-bit SIMD results are slightly worse due to the RTL code automatically generated from LISA.
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Figure 8.3: Normalized energy-delay product and area for the described scenario
improve the scalability and reduce the complexity of algorithm implementations. Hence,
these techniques merit further investigation in future research.
Another open topic for research is the development of eﬃcient vectorizing compilers for
wide SIMD processors. Currently, the most appropriate approach is performing the vec-
torization and the mapping of operations on DSP instructions manually by programming
in a high-level language with support of vector operation intrinsics (e. g. as in EVP-C, the
programming language for the EVP). Yet, the availability of good vectorizing compilers
would reduce the complexity of the software development and improve the acceptance of
wide SIMD processors.
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